

RoHS

COMPLIANT HALOGEN

FREE

**Vishay Siliconix** 

# P-Channel 20 V (D-S) MOSFET


PRODUCT SUMMARY						
V <sub>DS</sub> (V)	<b>R<sub>DS(on)</sub> (</b> Ω)	I <sub>D</sub> (A) <sup>a, e</sup>	Q <sub>g</sub> (Typ.)			
- 20	0.073 at V <sub>GS</sub> = - 4.5 V	- 3.4	6.9 nC			
- 20	0.125 at V <sub>GS</sub> = - 2.5 V	- 2.6	0.9110			

#### **FEATURES**

- Halogen-free According to IEC 61249-2-21
  Definition
- TrenchFET<sup>®</sup> Power MOSFET
- Ultra-Small 1 mm x 1 mm Maximum Outline
- Ultra-Thin 0.548 mm Maximum Height
- Compliant to RoHS Directive 2002/95/EC

#### APPLICATIONS

- Load Switches, Battery Switches and Charger Switches in Portable Device Applications
- DC/DC Converters



P-Channel MOSFET

Parameter	Symbol	Limit	Unit		
Drain-Source Voltage		V <sub>DS</sub>	- 20	V	
Gate-Source Voltage		V <sub>GS</sub>	± 12		
	T <sub>A</sub> = 25 °C		- 3.7 <sup>a</sup>		
Continuous Drain Current (T 150 °C)	T <sub>A</sub> = 70 °C		- 2.7 <sup>a</sup>		
Continuous Drain Current (T <sub>J</sub> = 150 °C)	T <sub>A</sub> = 25 °C	I <sub>D</sub>	- 2.5 <sup>b</sup>		
	T <sub>A</sub> = 70 °C		- 2.0 <sup>b</sup>	A	
Pulsed Drain Current		I <sub>DM</sub>	- 15	1	
	T <sub>C</sub> = 25 °C		- 1.5 <sup>a</sup>		
Continuous Source-Drain Diode Current	T <sub>A</sub> = 25 °C	I <sub>S</sub>	- 0.65 <sup>b</sup>		
	T <sub>A</sub> = 25 °C		1.8 <sup>a</sup>		
Maximum Dawar Dissinction	T <sub>A</sub> = 70 °C		1.1 <sup>a</sup>	w	
Maximum Power Dissipation	T <sub>A</sub> = 25 °C	P <sub>D</sub>	0.78 <sup>b</sup>	vv	
	T <sub>A</sub> = 70 °C		0.5 <sup>b</sup>		
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150		
Podkogo Poflow Conditions <sup>C</sup>	VPR		260	°C	
Package Reflow Conditions <sup>c</sup>	IR/Convection		260		

#### Notes:

a. Surface mounted on  $1" \times 1"$  FR4 board with full copper, t = 10 s.

b. Surface mounted on 1" x 1" FR4 board with minimum copper, t = 10 s.

c. Refer to IPC/JEDEC (J-STD-020C), no manual or hand soldering.

d. In this document, any reference to case represents the body of the MICRO FOOT device and foot is the bump.



Backside View

xxx = Date/Lot Traceability Code

Ordering Information: Si8467DB-T2-E1 (Lead (Pb)-free and Halogen-free)

ထ

Bump Side View

Device Marking: 8467

G

D

S

S

e. Based on  $T_A = 25 \degree C$ .

# Vishay Siliconix



### THERMAL RESISTANCE RATINGS

Parameter		Symbol	Typical	Maximum	Unit		
Maximum Junction-to-Ambient <sup>a, b</sup>	t = 10 s	P	55	70	°C/W		
Maximum Junction-to-Ambient <sup>c, d</sup>	t = 10 s	R <sub>thJA</sub>	125	160			

Notes:

a. Surface mounted on 1" x 1" FR4 board with full copper.

b. Maximum under steady state conditions is 100 °C/W.

c. Surface mounted on 1" x 1" FR4 board with minimum copper.

d. Maximum under steady state conditions is 190 °C/W.

<b>SPECIFICATIONS</b> $T_J = 25 \text{ °C}$ , unless otherwise noted							
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static							
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0 V, I_D = -250 \mu A$	- 20			V	
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	1 050 4		- 13		mV/°C	
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I <sub>D</sub> = - 250 μA		3.1			
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D} = -250 \ \mu A$	- 0.6		- 1.5	V	
Gate-Source Leakage	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS} = \pm 12 V$			± 100	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 70 ^{\circ}\text{C}$			- 1 - 10	μΑ	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} = -20$ V, $V_{GS} = -0$ V, $T_{J} = -70$ C $V_{DS} \le -5$ V, $V_{GS} = -4.5$ V	- 10		- 10	A	
	·D(on)	$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -1 \text{ A}$	10	0.06	0.073	Ω	
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	$V_{GS} = -2.5 \text{ V}, \text{ I}_{D} = -1 \text{ A}$		0.102	0.125		
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	$V_{DS} = -10 \text{ V}, I_D = -1 \text{ A}$		6	0.120	S	
Dynamic <sup>b</sup>	013			1	I		
Input Capacitance	C <sub>iss</sub>			475			
Output Capacitance	C <sub>oss</sub>	V <sub>DS</sub> = - 10 V, V <sub>GS</sub> = 0 V, f = 1 MHz		135		pF	
Reverse Transfer Capacitance	C <sub>rss</sub>			110			
Total Gate Charge	Qg	$V_{DS} = -10 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -1 \text{ A}$		14	21	nC	
				6.9	11		
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS}$ = - 10 V, $V_{GS}$ = - 4.5 V, $I_{D}$ = - 1 A		1			
Gate-Drain Charge	Q <sub>gd</sub>			2.4			
Gate Resistance	Rg	V <sub>GS</sub> = - 0.1 V, f = 1 MHz		6		Ω	
Turn-On Delay Time	t <sub>d(on)</sub>			25	50		
Rise Time	t <sub>r</sub>	$V_{DD}$ = - 10 V, $R_L$ = 10 $\Omega$		22	45		
Turn-Off Delay Time	t <sub>d(off)</sub>	$\rm I_D \cong$ - 1 A, $\rm V_{GEN}$ = - 4.5 V, $\rm R_g$ = 1 $\Omega$		25	50		
Fall Time	t <sub>f</sub>			10	20	ne	
Turn-On Delay Time	t <sub>d(on)</sub>			7	15	- ns -	
Rise Time	t <sub>r</sub>	$V_{DD}$ = - 10 V, $R_L$ = 10 $\Omega$		10	20		
Turn-Off Delay Time	t <sub>d(off)</sub>	${\rm I}_{\rm D}\cong$ - 1 A, ${\rm V}_{\rm GEN}$ = - 10 V, ${\rm R}_{\rm g}$ = 1 $\Omega$		22	45		
Fall Time	t <sub>f</sub>			10	20	<u>]                                    </u>	
Drain-Source Body Diode Characteris	tics				-		
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>A</sub> = 25 °C			- 1.5	A	
Pulse Diode Forward Current	I <sub>SM</sub>				- 15		
Body Diode Voltage	V <sub>SD</sub>	I <sub>S</sub> = - 1 A, V <sub>GS</sub> = 0 V		- 0.8	- 1.2	V	
Body Diode Reverse Recovery Time	t <sub>rr</sub>			22	40	ns	
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	I <sub>F</sub> = - 1 A, dl/dt = 100 A/μs, T <sub>J</sub> = 25 °C		10	20	nC	
Reverse Recovery Fall Time	t <sub>a</sub>	$\mu_{\rm F} = -1.7$ , $\mu_{\rm H} = -100 \text{A}/\mu_{\rm S}$ , $\mu_{\rm S} = 25.0$		8		ns	
Reverse Recovery Rise Time	t <sub>b</sub>			14		115	

Notes:

a. Pulse test; pulse width  $\leq$  300  $\mu s,$  duty cycle  $\leq$  2 %.

b. Guaranteed by design, not subject to production testing.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




# Si8467DB

Vishay Siliconix

### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





125

150

- 50

- 25

0

25

50

T<sub>J</sub> - Junction Temperature (°C)

**On-Resistance vs. Junction Temperature** 

75


100


# Si8467DB

## Vishay Siliconix



### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






Note: When mounted on 1" x 1" FR4 with full copper.

\* The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



### Vishay Siliconix

### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Normalized Thermal Transient Impedance, Junction-to-Ambient (1" x 1" FR4 Board with Minimum Copper)



### **PACKAGE OUTLINE**

### MICRO FOOT: 4-BUMP (2 x 2, 0.5 mm PITCH)



Notes (Unless otherwise specified):

1. All dimensions are in millimeters.

2. Four (4) solder bumps are lead (Pb)-free 95.5Sn/3.8Ag/0.7Cu with diameter Ø 0.30 mm to 0.32 mm.

3. Backside surface is coated with a Ti/Ni/Ag layer.

4. Non-solder mask defined copper landing pad.

5. • is location of pin 1.

Dim.	Millimeters <sup>a</sup>			Inches			
	Min.	Nom.	Max.	Min.	Nom.	Max.	
Α	0.462	0.505	0.548	0.0181	0.0198	0.0215	
A <sub>1</sub>	0.220	0.250	0.280	0.0086	0.0098	0.0110	
A <sub>2</sub>	0.242	0.255	0.268	0.0095	0.0100	0.0105	
b	0.300	0.310	0.320	0.0118	0.0122	0.0126	
е	0.500				0.0197	•	
s	0.230	0.250	0.270	0.0090	0.0098	0.0106	
D	0.920	0.960	1.000	0.0362	0.0378	0.0394	

Notes:

a. Use millimeters as the primary measurement.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?65930">www.vishay.com/ppg?65930</a>.



Vishay

# Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)