RoHS


COMPLIANT HALOGEN

FREE



EF Series Power MOSFET with Fast Body Diode

PRODUCT SUMMARY					
V _{DS} (V) at T _J max.	650				
R _{DS(on)} max. at 25 °C (Ω)	V _{GS} = 10 V 0.176				
Q _g (Max.) (nC)	84				
Q _{gs} (nC)	14				
Q _{gd} (nC)	24				
Configuration	Single				



FEATURES

- Fast body diode MOSFET using E series technology
- Reduced t_{rr}, Q_{rr}, and I_{RRM}
- Low figure-of-merit (FOM): Ron x Qg
- Low input capacitance (Ciss)
- Increased robustness due to low Q_{rr}
- Ultra low gate charge (Q_q)
- Avalanche energy rated (UIS)
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

APPLICATIONS

- Telecommunications
 - Server and telecom power supplies
- Lighting
 - High intensity discharge (HID)
 - Light emitting diodes (LEDs)
- Consumer and computing
 - ATX power supplies
- Industrial
 - Welding
 - Battery chargers
- Renewable energy
 - Solar (PV inverters)
- Switch mode power suppliers (SMPS)
- · Applications using the following topologies
 - LLC
 - Phase shifted bridge (ZVS)
 - 3-level inverter
 - AC/DC bridge

ORDERING INFORMATION	
Package	TO-220AB
Lead (Pb)-free and Halogen-free	SiHP21N60EF-GE3

ABSOLUTE MAXIMUM RATINGS (T_{C}	= 25 °C, unl	ess otherwis	se noted)			
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V_{DS}	600	V	
Gate-Source Voltage			V_{GS}	± 30	V	
Continuous Drain Current /T = 150 °C)	V at 10 V	T _C = 25 °C	1	21	A	
Continuous Drain Current (T _J = 150 °C)	V _{GS} at 10 V	$T_C = 25 ^{\circ}C$ $T_C = 100 ^{\circ}C$	I _D	14		
Pulsed Drain Current ^a			I _{DM}	53		
Linear Derating Factor				1.8	W/°C	
Single Pulse Avalanche Energy b			E _{AS}	367	mJ	
Maximum Power Dissipation			P_{D}	227	W	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	-55 to +150	°C	
Drain-Source Voltage Slope	T _J = 125 °C		d\//d+	70	1//20	
Reverse Diode dV/dt ^d			dV/dt	50	- V/ns	
Soldering Recommendations (Peak Temperature) c for 10 s			300	°C		

- a. Repetitive rating; pulse width limited by maximum junction temperature.
- b. $V_{DD} = 50 \text{ V}$, starting $T_J = 25 \,^{\circ}\text{C}$, $L = 28.2 \,^{\circ}\text{mH}$, $R_q = 25 \,^{\circ}\Omega$, $I_{AS} = 5.1 \,^{\circ}\text{A}$.
- 1.6 mm from case
- d. $I_{SD} \le I_D$, $dI/dt = 900 \text{ A/}\mu\text{s}$, starting $T_J = 25 \,^{\circ}\text{C}$.



Vishay Siliconix

THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	62	°C/W	
Maximum Junction-to-Case (Drain)	R_{thJC}	-	0.55		

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} :	= 0 V, I _D = 250 μA	600	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Referenc	e to 25 °C, I _D = 1 mA	-	0.59	-	V/°C
Gate-Source Threshold Voltage (N)	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μA	2.0	-	4.0	V
Cata Sauraa Laakaga		V _{GS} = ± 20 V		=.	-	± 100	nA
Gate-Source Leakage	I _{GSS}		$V_{GS} = \pm 30 \text{ V}$		-	± 1	μΑ
Zero Gate Voltage Drain Current		V _{DS} =	V _{DS} = 480 V, V _{GS} = 0 V		-	1	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 480 \	/, V _{GS} = 0 V, T _J = 125 °C	-	-	500	μA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 11 A	=.	0.153	0.176	Ω
Forward Transconductance	9 _{fs}	V _{DS}	= 30 V, I _D = 11 A	-	7	-	S
Dynamic							
Input Capacitance	C _{iss}		$V_{GS} = 0 V$,	-	2030	-	
Output Capacitance	C _{oss}	1	$V_{DS} = 100 V,$	=.	105	-	
Reverse Transfer Capacitance	C _{rss}		f = 1 MHz		5	-	
Effective output capacitance, energy related ^a	C _{o(er)}	V 0.V.V 0.V. 400.V		-	86	-	pF
Effective output capacitance, time related ^b	C _{o(tr)}	V _{GS} = 0 V	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ V to } 480 \text{ V}$		299	-	
Total Gate Charge	Qg		V _{GS} = 10 V I _D = 11 A, V _{DS} = 480 V		56	84	nC
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V			14	-	
Gate-Drain Charge	Q _{gd}				24	-	
Turn-On Delay Time	t _{d(on)}			-	21	42	
Rise Time	t _r	V _{DD} = 480 V, I _D = 11 A		=.	31	62]
Turn-Off Delay Time	t _{d(off)}	$R_g = 9$	9.1 Ω , $V_{GS} = 10 \text{ V}$	=.	59	89	ns
Fall Time	t _f			-	27	54	
Gate Input Resistance	R_g	f = 1 MHz, open drain		0.2	0.56	1.2	Ω
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	Is	MOSFET syml showing the	MOSFET symbol showing the		-	21	
Pulsed Diode Forward Current	I _{SM}	integral reverse p - n junction diode		-	-	53	- A
Diode Forward Voltage	V_{SD}	T _J = 25 °0	T _J = 25 °C, I _S = 11 A, V _{GS} = 0 V		0.9	1.2	V
Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = I _S = 11 A, dI/dt = 100 A/μs, V _R = 400 V		-	135	270	ns
Reverse Recovery Charge	Q _{rr}			-	0.76	1.52	μC
Reverse Recovery Current	I _{RRM}			_	11	_	A

Notes

- a. $C_{oss(er)}$ is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DS} . b. $C_{oss(tr)}$ is a fixed capacitance that gives the charging time as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DS} .



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, T_J = 25 °C




Fig. 2 - Typical Output Characteristics, T_J = 150 °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - C_{oss} and E_{oss} vs. V_{DS}






Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Typical Source-Drain Diode Forward Voltage




Fig. 9 - Maximum Safe Operating Area




Fig. 10 - Maximum Drain Current vs. Case Temperature




Fig. 11 - Typical Drain-to-Source Voltage vs. Temperature






Fig. 12 - Normalized Thermal Transient Impedance, Junction-to-Case




Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms




Fig. 15 - Unclamped Inductive Test Circuit




Fig. 16 - Unclamped Inductive Waveforms




Fig. 17 - Basic Gate Charge Waveform





Fig. 18 - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit







Fig. 19 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91595.



TO-220-1



DIM.	MILLIN	IETERS	INCHES		
DIM.	MIN.	MAX.	MIN.	MAX.	
А	4.24	4.65	0.167	0.183	
b	0.69	1.02	0.027	0.040	
b(1)	1.14	1.78	0.045	0.070	
С	0.36	0.61	0.014	0.024	
D	14.33	15.85	0.564	0.624	
Е	9.96	10.52	0.392	0.414	
е	2.41	2.67	0.095	0.105	
e(1)	4.88	5.28	0.192	0.208	
F	1.14	1.40	0.045	0.055	
H(1)	6.10	6.71	0.240	0.264	
J(1)	2.41	2.92	0.095	0.115	
L	13.36	14.40	0.526	0.567	
L(1)	3.33	4.04	0.131	0.159	
ØΡ	3.53	3.94	0.139	0.155	
Q	2.54	3.00	0.100	0.118	
ECN: X15-0364-Rev. C, 14-Dec-15 DWG: 6031					

Note

 \bullet $M^{\star}=0.052$ inches to 0.064 inches (dimension including protrusion), heatsink hole for HVM



Revison: 14-Dec-15 1 Document Number: 66542



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)

>>点击查看相关商品