




# N- and P-Channel 20 V (D-S) MOSFET



Marking Code: RH

PRODUCT SUMMARY							
	N-CHANNEL	P-CHANNEL					
V <sub>DS</sub> (V)	20	-20					
$R_{DS(on)}$ max. ( $\Omega$ ) at $V_{GS} = \pm 4.5 \text{ V}$	0.390	0.850					
$R_{DS(on)}$ max. ( $\Omega$ ) at $V_{GS} = \pm 2.7 \text{ V}$	0.510	1.350					
$R_{DS(on)}$ max. ( $\Omega$ ) at $V_{GS} = \pm 2.5 \text{ V}$	0.578	1.480					
Q <sub>g</sub> typ. (nC)	0.55	0.95					
I <sub>D</sub> (A) <sup>a</sup>	0.7	-0.5					
Configuration	N- and p-pair						

#### **FEATURES**

- TrenchFET® power MOSFET
- 100 % R<sub>g</sub> tested






ROHS COMPLIANT HALOGEN FREE

#### **APPLICATIONS**

- · Load switch
- DC/DC converter



ORDERING INFORMATION	
Package	SC70-6
Lead (Pb)-free and halogen-free	Si1553CDL-T1-GE3

<b>ABSOLUTE MAXIMUM RATINGS</b> (T <sub>A</sub> = 25 °C, unless otherwise noted)							
PARAMETER			N-CHANNEL	P-CHANNEL	UNIT		
Drain-source voltage	$V_{DS}$	20	-20	V			
Gate-source voltage		V <sub>GS</sub>	± 12		V		
	T <sub>C</sub> = 25 °C		0.7	-0.5	A		
Continuous drain august /T 150 °C)	T <sub>C</sub> = 70 °C	1 , [	0.6	-0.4			
Continuous drain current (T <sub>J</sub> = 150 °C)	T <sub>A</sub> = 25 °C	l <sub>D</sub>	0.7 b, c	-0.4 b, c			
	T <sub>A</sub> = 70 °C	1	0.5 b, c	-0.4 b, c			
On the desired world state and the	T <sub>C</sub> = 25 °C		0.3	-0.3			
Source-drain current diode current	T <sub>A</sub> = 25 °C	ls l	0.2 b, c	-0.2 b, c			
Pulsed drain current (t = 300 μs)	I <sub>DM</sub>	2	-1	1			
	T <sub>C</sub> = 25 °C		0.34	0.34			
Maximum power dissipation	T <sub>C</sub> = 70 °C	] , [	0.22	0.22	w		
	T <sub>A</sub> = 25 °C	P <sub>D</sub>	0.29 b, c	0.29 b, c			
	T <sub>A</sub> = 70 °C	1	0.18 b, c	0.18 b, c			
Operating junction and storage temperature range			-55 to	o 150	°C		

THERMAL RESISTANCE RATINGS							
			N-CH/	ANNEL	P-CH/	NNEL	
PARAMETER		SYMBOL	TYP.	MAX.	TYP.	MAX.	UNIT
Maximum junction-to-ambient b, d	t ≤ 10 s	R <sub>thJA</sub>	365	438	365	438	°C/W
Maximum junction-to-foot (Drain)	Steady State	R <sub>thJF</sub>	308	370	308	370	0/44

#### Notes

- a. Based on  $T_C = 25$  °C.
- b. Surface mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. Maximum under steady state conditions is 486 °C/W (N-Channel) and 486 °C/W (P-Channel).



# Vishay Siliconix

RAMETER SYMBOL TEST CONDITIONS			MIN.	TYP. a	MAX.	UNIT		
Static								
Delice and the second state of the second		$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	N-Ch	20	-	-	.,	
Drain-source breakdown voltage	V <sub>DS</sub>	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	P-Ch	-20	-	-	V	
	7	I <sub>D</sub> = 250 μA	N-Ch	=	24	-		
V <sub>DS</sub> temperature coefficient	$\Delta V_{DS}/T_{J}$	I <sub>D</sub> = -250 μA	P-Ch	-	-13	-	\//00	
V		I <sub>D</sub> = 250 μA	N-Ch	-	-1.8	-	mV/°C	
V <sub>GS(th)</sub> temperature coefficient	$\Delta V_{GS(th)}/T_J$	I <sub>D</sub> = -250 μA	P-Ch	-	2.3	-		
Cata accuracy threshold voltage		$V_{DS} = V_{GS}, I_D = 250 \mu A$	N-Ch	0.6	-	1.5	V	
Gate-source threshold voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	P-Ch	-0.6	-	-1.5	V	
Coto como lockoro		V 0VV . 10V	N-Ch	-	-	± 100	^	
Gate-source leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$	P-Ch	-	-	± 100	nA	
		$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	N-Ch	-	-	1		
<b>7</b>		$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}$	P-Ch	-	-	-1	1	
Zero gate voltage drain current	I <sub>DSS</sub>	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C	N-Ch	-	-	10	μΑ	
		V <sub>DS</sub> = -20 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C	P-Ch	-	-	-10		
		V <sub>DS</sub> = 5 V, V <sub>GS</sub> = 5 V	N-Ch	2	-	-	_	
On-state drain current b	I <sub>D(on)</sub>	$V_{DS} = -5 \text{ V}, V_{GS} = -5 \text{ V}$	P-Ch	-1	-	-	A	
		$V_{GS} = 4.5 \text{ V}, I_D = 0.7 \text{ A}$	N-Ch	-	0.325	0.390	Ω	
		$V_{GS} = -4.5 \text{ V}, I_D = -0.4 \text{ A}$	P-Ch	-	0.708	0.850		
Drain-source on-state resistance <sup>b</sup>		$V_{GS} = 2.7 \text{ V}, I_D = 0.4 \text{ A}$	N-Ch	-	0.425	0.510		
	R <sub>DS(on)</sub>	$V_{GS} = -2.7 \text{ V}, I_D = -0.2 \text{ A}$	P-Ch	-	1.130	1.350		
		$V_{GS} = 2.5 \text{ V}, I_D = 0.4 \text{ A}$	N-Ch	-	0.462	0.578		
		V <sub>GS</sub> = -2.5V, I <sub>D</sub> = -0.2 A	P-Ch	-	1.230	1.480		
Farmer distance b	_	$V_{DS} = 15 \text{ V}, I_D = 0.7 \text{ A}$	N-Ch	-	1.5	-		
Forward transconductance b	9 <sub>fs</sub>	$V_{DS} = -15 \text{ V}, I_D = -0.5 \text{ A}$	P-Ch	-	0.8	-	S	
Dynamic <sup>a</sup>								
Innut conscitones	-		N-Ch	-	38	-		
Input capacitance	C <sub>iss</sub>	N-Channel	P-Ch	-	43	-	- -	
Output conscitones		$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	N-Ch	-	14	-		
Output capacitance	C <sub>oss</sub>	P-Channel	P-Ch	-	16	-	pF	
Poweres transfer conscitance	6	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	N-Ch	-	6	-	1	
Reverse transfer capacitance	C <sub>rss</sub>		P-Ch	-	10	-		
		V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 0.7 A	N-Ch	-	1.2	1.8		
Total gata abaysa		$V_{DS} = -10 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -0.5 \text{ A}$	P-Ch	-	1.9	3		
Total gate charge	$Q_g$		N-Ch	-	0.55	1.1		
		N-Channel	P-Ch	-	0.95	1.5		
Cata aguras charge	0	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V} I_D = 0.5 \text{ A}$	N-Ch	-	0.15	-	nC	
Gate-source charge	$Q_{gs}$	P-Channel	P-Ch	-	0.25	-		
Cata duain abauma	6	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V}, I_D = -0.4 \text{ A}$	N-Ch	-	0.15	-		
Gate-drain charge	$Q_{gd}$		P-Ch	-	0.25	-	1	
Outside			N-Ch	1.5	7.2	14.4	_	
Gate resistance	R <sub>g</sub>	f = 1 MHz	P-Ch	2.1	10.3	20.6	Ω	

www.vishay.com

### Vishay Siliconix


PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP. a	MAX.	UNIT	
Dynamic <sup>a</sup>							
Turn-on delay time	† s		N-Ch	1	2	4	
Turri-ori delay time	t <sub>d(on)</sub>	N-Channel	P-Ch	1	2	4	
Rise time	t <sub>r</sub>	$V_{DD} = 10 \text{ V}, R_{L} = 20 \Omega$	N-Ch	ı	14	21	
Tuse unic	ч	$I_D \cong 0.5 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	P-Ch	-	9	18	
Turn-off delay time	t <sub>d(off)</sub>	P-Channel	N-Ch	-	11	20	
Turn on dolay time	•а(оп)	$V_{DD} = -10 \text{ V}, R_L = 25 \Omega$	P-Ch	=	10	20	
Fall time	t <sub>f</sub>	$I_D \cong -0.4 \text{ A}, V_{GEN} = -10 \text{ V}, R_g = 1 \Omega$	N-Ch	=	7	14	
Tan amo	١,		P-Ch	-	7	14	ns
Turn-on delay time	t <sub>d(on)</sub>		N-Ch	-	16	24	1.0
Turn on dolay time	'a(on)	N-Channel	P-Ch	=.	15	23	
Rise time	t <sub>r</sub>	$V_{DD} = 10 \text{ V}, R_{L} = 20 \Omega$	N-Ch	-	22	33	
Tilde time	ч	$I_D \cong 0.5 \text{ Å}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		-	15	23	
Turn-off delay time	t	P-Channel	N-Ch	-	22	33	
ram on dolay time	t <sub>d(off)</sub>	$V_{DD} = -10 \text{ V}, R_L = 25 \Omega$	P-Ch	ı	12	20	
Fall time	t <sub>f</sub>	$I_D \cong -0.4 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_g = 1 \Omega$	N-Ch	1	13	20	
i all time	4		P-Ch	-	8	16	
<b>Drain-Source Body Diode Characteri</b>	stics						
Continuous source-drain diode current	Is	T <sub>C</sub> = 25 °C		=	-	0.3	
Continuous source drain diode current	IS	10 - 23 0	P-Ch	-	-	-0.3	Α
Pulse diode forward current <sup>a</sup>	I <sub>SM</sub>		N-Ch	-	-	2	'`
T disc diode forward current	iSIVI		P-Ch	-	-	-1	
Body diode voltage	$V_{SD}$	I <sub>S</sub> = 0.5 A	N-Ch	-	8.0	1.2	V
Body diode Voltage		I <sub>S</sub> = -0.4 A	P-Ch	-	-0.8	-1.2	v
Body diode reverse recovery time	t <sub>rr</sub>		N-Ch	-	8	15	ns
Body diode reverse recovery time	۲rr		P-Ch	-	12	20	113
Body diode reverse recovery charge	Q <sub>rr</sub>	N-Channel	N-Ch	1	1	2	nC
Body diode reverse recovery charge		$I_F = 0.5 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$		-	5	10	110
Reverse recovery fall time	t.	P-Channel	N-Ch	-	4	-	
The verse receivery fail time	t <sub>a</sub>	$I_F = -0.4 \text{ A, dI/dt} = -100 \text{ A/}\mu\text{s, T}_J = 25 ^{\circ}\text{C}$		-	9	-	ns
Reverse recovery rise time	t.		N-Ch	-	4	-	119
Reverse recovery rise time	чb	t <sub>b</sub>		-	3	-	

#### Notes


- a. Guaranteed by design, not subject to production testing
- b. Pulse test; pulse width  $\leq 300~\mu s,~duty~cycle \leq 2~\%$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







#### **Output Characteristics**




On-Resistance vs. Drain Current and Gate Voltage






**Transfer Characteristics** 




Capacitance




On-Resistance vs. Junction Temperature







#### Source-Drain Diode Forward Voltage




**Threshold Voltage** 



On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient






#### Current Derating a








Power Derating, Junction-to-Ambient


#### Note

a. The power dissipation  $P_D$  is based on  $T_J$  max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit






#### Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Foot







#### **Output Characteristics**




On-Resistance vs. Drain Current and Gate Voltage






**Transfer Characteristics** 




Capacitance




On-Resistance vs. Junction Temperature







#### Source-Drain Diode Forward Voltage




**Threshold Voltage** 



On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient






#### Current Derating a

0.32






Power Derating, Junction-to-Foot

Power Derating, Junction-to-Ambient


#### Note

a. The power dissipation P<sub>D</sub> is based on T<sub>J</sub> max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit





Normalized Thermal Transient Impedance, Junction-to-Ambient





Normalized Thermal Transient Impedance, Junction-to-Foot

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg267693">www.vishay.com/ppg267693</a>.



#### SC-70: 6-LEADS





	MILLIMETERS			I	NCHE	S
Dim	Min	Nom	Max	Min	Nom	Max
Α	0.90	_	1.10	0.035	_	0.043
$A_1$	_	-	0.10	-	_	0.004
A <sub>2</sub>	0.80	_	1.00	0.031	_	0.039
b	0.15	_	0.30	0.006	_	0.012
С	0.10	_	0.25	0.004	_	0.010
D	1.80	2.00	2.20	0.071	0.079	0.087
Е	1.80	2.10	2.40	0.071	0.083	0.094
E <sub>1</sub>	1.15	1.25	1.35	0.045	0.049	0.053
е		0.65BSC			0.026BSC	;
e <sub>1</sub>	1.20	1.30	1.40	0.047	0.051	0.055
L	0.10	0.20	0.30	0.004	0.008	0.012
4	<b>⋖</b> 7°Nom 7°Nom					
ECN: S-03946—Rev. B, 09-Jul-01 DWG: 5550						

Document Number: 71154 www.vishay.com 06-Jul-01 sww.vishay.com



# Dual-Channel LITTLE FOOT® SC-70 6-Pin MOSFET Recommended Pad Pattern and Thermal Performance

#### **INTRODUCTION**

This technical note discusses the pin-outs, package outlines, pad patterns, evaluation board layout, and thermal performance for dual-channel LITTLE FOOT power MOSFETs in the SC-70 package. These new Vishay Siliconix devices are intended for small-signal applications where a miniaturized package is needed and low levels of current (around 250 mA) need to be switched, either directly or by using a level shift configuration. Vishay provides these devices with a range of on-resistance specifications in 6-pin versions. The new 6-pin SC-70 package enables improved on-resistance values and enhanced thermal performance.

#### **PIN-OUT**

Figure 1 shows the pin-out description and Pin 1 identification for the dual-channel SC-70 device in the 6-pin configuration.




FIGURE 1.

For package dimensions see outline drawing SC-70 (6-Leads) (http://www.vishay.com/doc?71154)

#### **BASIC PAD PATTERNS**

See Application Note 826, Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs, (http://www.vishay.com/doc?72286) for the 6-pin SC-70. This basic pad pattern is sufficient for the low-power

applications for which this package is intended. For the 6-pin device, increasing the pad patterns yields a reduction in thermal resistance on the order of 20% when using a 1-inch square with full copper on both sides of the printed circuit board (PCB).

# **EVALUATION BOARDS FOR THE DUAL SC70-6**

The 6-pin SC-70 evaluation board (EVB) measures 0.6 inches by 0.5 inches. The copper pad traces are the same as described in the previous section, *Basic Pad Patterns*. The board allows interrogation from the outer pins to 6-pin DIP connections permitting test sockets to be used in evaluation testing.

The thermal performance of the dual SC-70 has been measured on the EVB with the results shown below. The minimum recommended footprint on the evaluation board was compared with the industry standard 1-inch square FR4 PCB with copper on both sides of the board.

#### THERMAL PERFORMANCE

# Junction-to-Foot Thermal Resistance (the Package Performance)

Thermal performance for the dual SC-70 6-pin package measured as junction-to-foot thermal resistance is 300°C/W typical, 350°C/W maximum. The "foot" is the drain lead of the device as it connects with the body. Note that these numbers are somewhat higher than other LITTLE FOOT devices due to the limited thermal performance of the Alloy 42 lead-frame compared with a standard copper lead-frame.

# Junction-to-Ambient Thermal Resistance (dependent on PCB size)

The typical  $R\theta_{JA}$  for the dual 6-pin SC-70 is 400°C/W steady state. Maximum ratings are 460°C/W for the dual. All figures based on the 1-inch square FR4 test board. The following example shows how the thermal resistance impacts power dissipation for the dual 6-pin SC-70 package at two different ambient temperatures.

Document Number: 71237 www.vishay.com

### **Vishay Siliconix**



SC-70 (6-PIN)						
Room Ambient 25 °C	Elevated Ambient 60 °C					
$P_{D} = \frac{T_{J(max)} - T_{A}}{R\theta_{JA}}$	$P_{D} = \frac{T_{J(max)} - T_{A}}{R\theta_{JA}}$					
$P_{D} = \frac{150^{\circ}C - 25^{\circ}C}{400^{\circ}C/W}$	$P_{D} = \frac{150^{\circ}C - 60^{\circ}C}{400^{\circ}C/W}$					
$P_D = 312 \text{mW}$	$P_D = 225 \text{ mW}$					

NOTE: Although they are intended for low-power applications, devices in the 6-pin SC-70 will handle power dissipation in excess of 0.2 W.

#### Testing

To aid comparison further, Figure 2 illustrates the dual-channel SC-70 thermal performance on two different board sizes and two different pad patterns. The results display the thermal performance out to steady state. The measured steady state values of  $R\theta_{JA}$  for the dual 6-pin SC-70 are as follows:

LITTLE FOOT SC-70 (6-PIN)					
1) Minimum recommended pad pattern (see Figure 2) on the EVB of 0.5 inches x 0.6 inches.	518°C/W				
2) Industry standard 1" square PCB with maximum copper both sides.	413°C/W				




FIGURE 2. Comparison of Dual SC70-6 on EVB and 1" Square FR4 PCB.

The results show that if the board area can be increased and maximum copper traces are added, the thermal resistance reduction is limited to 20%. This fact confirms that the power dissipation is restricted with the package size and the Alloy 42 leadframe.


#### **ASSOCIATED DOCUMENT**

Single-Channel LITTLE FOOT SC-70 6-Pin MOSFET Copper Leadframe Version, REcommended Pad Pattern and Thermal Performance, AN815, (http://www.vishay.com/doc?71334).

www.vishay.com Document Number: 71237 2 12-Dec-03



#### **RECOMMENDED MINIMUM PADS FOR SC-70: 6-Lead**



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

#### **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

# 单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)