



High-Performance, Size Saving 150-mA CMOS LDO Regulator

FEATURES

- Low 135-mV Dropout at 150-mA Load
- Guaranteed 150-mA Output Current
- 300-mA Peak Output Current Capability
- Uses Low ESR Ceramic Output Capacitor
- Fast Load And Line Transient Response
- Low Output Noise
- 1-μA Maximum Shutdown Current
- Built-in Short Circuit And Thermal Protection
- Fixed 1.8-V, 2.5-V, 2.8-V, 2.85-V, 3.0-V, 3.3-V, 5.0-V or Adjustable Output Voltage Options (Version B)



Thin SOT-23 5-Pin Package

APPLICATIONS

- Battery Powered Portable Systems
- Cellular Phones
- PDAs, Palmtops
- **Pagers**
- Post Regulators for Multi-Output Converters
- Notebook Computers

DESCRIPTION

The Si9183 is a high performance yet size saving 150-mA CMOS LDO (low dropout) voltage regulator. Its ultra low ground current and dropout voltage prolong battery life in portable electronics. The device provides LINE/LOAD transient response and ripple rejection superior to that of Bipolar or BiCMOS LDO regulators. It is designed to maintain regulation while delivering 300-mA peak current. The Si9183 drives lower cost ceramic, as well as tantalum, output capacitors. Stability is guaranteed from maximum load current down to 0-mA load. An external noise bypass capacitor connected to the device's CBP pin will reduce the LDO's

self-noise for low noise applications. The Si9183 includes a shutdown feature that allows users to completely disable the device and save power when no output is required.

The Si9183, in Thin SOT23-5 packaging, is available in two versions (Version A or B). Version A offers low noise performance, while Version B features adjustable output voltage.

The Si9183 is available in both standard and lead (Pb)-free packages.

TYPICAL APPLICATIONS CIRCUITS




FIGURE 1. Version A with Low Output Noise




FIGURE 2. Version B with Adjustable Output



ABSOLUTE MAXIMUM RATINGS

$\begin{tabular}{ll} Input Voltage, V_{IN} &$	Power Dissipation (Package) ^a , b 5-Pin SOT-23
$\begin{array}{llllllllllllllllllllllllllllllllllll$	Thermal Impedance (Θ _{JA}) 5-Pin SOT-23
ESD (Human Body Model)	b. Derate 5.5 mW/°C above T _A = 25°C.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE

Input Voltage, V _{IN}	Operating Ambient Temperature, T _A 40°C to 85°C
Output Voltage, V _{OUT} (Adjustable Version)	Operating Junction Temperature, T _J 40°C to 125°C
SD Input Voltage, V _{SD} 0 V to V _{IN}	
C_{IN} = 1 μ F, C_{OUT} = 2.2 μ F (ceramic, X5R or X7R type) , C_{BP} = 0.1 μ F (ceramic)	

 $C_{OUT} Range = 1~\mu F~to~10~\mu F~(\pm 20\%~tolerance,~\pm 20\%~over~temperature;~ESR = 0.4~to~4~\Omega~at~dc~to~100~kHz,~0~to~0.4~\Omega~>~100~kHz)~)$

SPECIFICATIONS (T	T _A = 25°C)								
		Test Conditions Unless Otherwise Specified			Limits -40 to 85°C				
Parameter	Symbol	$V_{IN} = V_{OUT(nom)} + 1 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$		Temp ^a	Minb	Турс	Max ^b	Unit	
Input Voltage Range	V _{IN}				2		6	V	
Output Voltage Range		Adjustable Ve	ersion	Full	1.5		5	\ \ \	
Output Voltage Accuracy	V _{OUT}	4 4 .1 4		Room	-1.5		1.5	% V _{O(nom)}	
(Fixed Versions)		I mA ≤ I _{OUT} ≤	1 mA \leq I _{OUT} \leq 150 mA		-2.5		2.5		
E				Room	1.188	1.215	1.240		
Feedback Voltage (ADJ version)	Voltage (ADJ version) V _{FB}			Full	1.176		1.252	V	
Line Regulation (Except 5-V Version)	AV × 100	From $V_{IN} = V_{OUT(nom)} + 1 V$ to $V_{OUT(nom)} + 2 V$		Full	-0.18		0.18	%/V	
Line Regulation (5-V Version)	$\frac{\Delta V_{OUT} \times 100}{V_{IN} \times V_{OUT(nom)}}$	From $V_{IN} = 5.5 \text{ V to } 6 \text{ V}$		Full	-0.18		0.18		
	— IN * OUI (nom)	V_{OUT} = 1.5 V, From V_{IN} = 2.5 V to 3.5 V		Full	-0.18		0.18		
Line Regulation (ADJ Version)		$V_{OUT} = 5 \text{ V}$, From $V_{IN} = 5.5 \text{ V}$ to 6 V		Full	-0.18		0.18		
		I _{OUT} = 10	mA	Room		1	20		
Dropout Voltage ^d @V _{OUT} ≥ 2.5 V)	V _{IN} – V _{OUT}	I _{OUT} = 150 mA		Room		135	170	mV	
₩ VOO1 = 2.5 V)				Full		180	220		
Dropout Voltage ^d				Room		235	320		
$(@V_{OUT} < 2.5 \text{ V}, V_{IN} \ge 2 \text{ V})$	V _{IN} – V _{OUT}	I _{OUT} = 150	mA	Full			380	1	
		I _{OUT} = 0 mA		Room		150			
Ground Pin Current	I _{GND}	I _{OUT} = 150 mA		Room		500		μΑ	
				Full			900		
Shutdown Supply Current	I _{IN(off)}	V _{SD} = 0 V		Full		0.1	1	μΑ	
FB Pin Current	I _{FB}	V _{FB} = 1.2 V		Room		2	100	nA	
Peak Output Current	I _{O(peak)}	$V_{OUT} \ge 0.95 \times V_{OUT(nom)}$, $t_{pw} = 2 \text{ ms}$		Room	250	300		mA	
0	e _N	BW = 50 Hz to 100 kHz	w/o C _{BP}	Room		300			
Output Noise Voltage		$I_{OUT} = 150 \text{ mA}$ $C_{BP} = 0.1 \mu\text{F}$		Room	1	100		μV (rms)	

Document Number: 71258 S-51147—Rev. G, 20-Jun-05



SPECIFICATIONS (T	\ = 25°C)							
		Test Conditions Unless Otherwise Specified			Limits -40 to 85°C			
Parameter			Temp ^a	Minb	Турс	Max ^b	Unit	
			f = 1 kHz	Room		60		
Ripple Rejection	$\Delta V_{OUT}/\Delta V_{IN}$	I _{OUT} = 150 mA	f = 10 kHz	Room		40		dB
			f = 100 kHz	Room		30		
Dynamic Line Regulation	$\Delta V_{O(line)}$	V_{IN} : $V_{OUT(nom)}$ + 1 V to $V_{OUT(nom)}$ + 2 V t_{R}/t_{F} = 5 μs , I_{OUT} = 150 mA		Room		10		mV
Dynamic Load Regulation	$\Delta V_{O(load)}$	I_{OUT} : 1 mA to 150 mA, t_R/t_F = 2 μ s		Room		30		
v - 0 -		V _{IN} = 4.3 V	w/o C _{BP} Cap	Room		5		- μs
V _{OUT} Turn-On-Time	t _{ON}	V _{OUT} = 3.3 V	C _{BP} = 0.1 μF	Room		1000		
Thermal Shutdown				•	,	•		
Thermal Shutdown Junction Temp	t _{J(s/d)}			Room		165		
Thermal Hysteresis	t _{HYST}			Room		20		۰C
Short Circuit Current	I _{SC}	V _{OUT} = 0 V		Room		400		mA
Shutdown Input				•	ı	•		
	V _{IH}	High = Regulator ON (Rising)		Full	1.2		V _{IN}	.,
SD Input Voltage	V_{IL}	Low = Regulator OFF (Falling)		Full			0.4	٧
<u> </u>	I _{IL}	$V_{\overline{SD}}$ = 0 V, Regulator OFF $V_{\overline{SD}}$ = 6 V, Regulator ON		Room		0.01		μΑ
SD Input Currente	I _{IH}			Room		1.0		
Shutdown Hysteresis	V _{HYST}			Full		100		mV

- Notes a. Room = 25°C, Full = -40 to 85°C. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
- Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing. Typical values for dropout voltage at $V_{OUT} \ge 2$ V are measured at $V_{OUT} = 2.5$ V, while typical values for dropout voltage at $V_{OUT} < 2$ V are measured at $V_{OUT} = 1.8$ V. Dropout voltage is defined as the input to output differential voltage at which the output voltage drops 2% below the output voltage measured with a 1-V
- differential, provided that V_{IN} does not not drop below 2.0 V. The device's shutdown pin includes a typical 6-M Ω internal pull-down resistor connected to ground. V_{OUT} is defined as the output voltage of the DUT at 1 mA.



TIMING WAVEFORMS





FIGURE 3. Timing Diagram for Power-Up

PIN CONFIGURATION



PIN DESCR	PIN DESCRIPTION			
Pin Number	Name	Function		
1	V _{IN}	Input supply pin. Bypass this pin with a 1-μF ceramic or tantalum capacitor to ground.		
2	GND	Ground pin. Local ground for C _{BP} and C _{OUT} .		
3	SD	By applying less than 0.4 V to this pin, the device will be turned off. Connect this pin to V _{IN} if unused.		
4 (Version A)	BP	Noise bypass pin. For low noise applications, a 0.1-μF or larger ceramic capacitor should be connected from this pin to ground.		
4 (Version B)	FB	Connect to divided output voltage to adjust the regulation point.		
5	V _{OUT}	Output voltage. Connect C _{OUT} between this pin and ground.		





ORDERING INFORMATION						
Part Number	Lead (Pb)-Free Part Number	Marking	Voltage	Temperature Range	Package	
Si9183DT-18-T1	Si9183DT-18-T1—E3	A2LL	1.8 V			
Si9183DT-25-T1	Si9183DT-25-T1—E3	A4LL	2.5 V			
Si9183DT-28-T1	Si9183DT-28-T1—E3	A5LL	2.8 V			
Si9183DT-285-T1	Si9183DT-285-T1—E3	B3LL	2.85 V	40.4- 0500	Thin	
Si9183DT-30-T1	Si9183DT-30-T1—E3	A6LL	3.0 V	−40 to 85°C	SOT23-5	
Si9183DT-33-T1	Si9183DT-33-T1—E3	A7LL	3.3 V			
Si9183DT-50-T1	Si9183DT-50-T1—E3	A8LL	5.0 V			
Si9183DT-AD-T1	Si9183DT-AD-T1—E3	A9LL	Adjustable			


NOTE: LL = Lot Code


Eval Kit	Temperature Range	Board Type
Si9183DB	−40 to 85°C	Surface Mount

TYPICAL CHARACTERISTICS (INTERNALLY REGULATED, 25°C UNLESS NOTED)
















TYPICAL CHARACTERISTICS (INTERNALLY REGULATED, 25°C UNLESS NOTED)




















TYPICAL CHARACTERISTICS (INTERNALLY REGULATED, 25°C UNLESS NOTED)







TYPICAL WAVEFORMS













TYPICAL WAVEFORMS


Load Transient Response-1




Load Transient Response-3




Line Transient Response-1




Load Transient Response-2



Load Transient Response-4




Line Transient Response-2








BLOCK DIAGRAMS







DETAILED DESCRIPTION

The Si9183 is a low drop out, low quiescent current, linear regulator family with very fast transient response. It is primarily designed for battery powered applications where battery run time is at a premium. The low quiescent current allows extended standby time while low drop out voltage enables the system to fully utilize battery power before recharge. The Si9183 is a very fast regulator with bandwidth exceeding 50 kHz while maintaining low quiescent current at light load conditions. With this bandwidth, the Si9183 is one of the fastest LDO available today. The Si9183 is stable with one of any output capacitor types from 1 μF to 10.0 μF . However, X5R or X7R ceramic capacitors are recommended for best output noise and transient performance.

V_{IN}

 V_{IN} is the input supply pin. The bypass capacitor for this pin is not critical as long as the input supply has low enough source impedance. For practical circuits, a 1.0- μF or larger ceramic capacitor is recommended. When the source impedance is not low enough and/or the source is several inches from the Si9183, then a larger input bypass capacitor is needed. It is required that the equivalent impedance (source impedance, wire, and trace impedance in parallel with input bypass capacitor impedance) must be smaller than the input impedance of the Si9183 for stable operation. When the source impedance, wire, and trace impedance are unknown, it is recommended that an input bypass capacitor be used of a value that is equal to or greater than the output capacitor.

VOUT

 V_{OUT} is the output voltage of the regulator. Connect a bypass capacitor from V_{OUT} to ground. The output capacitor can be any value from 1.0 μF to 10.0 μF . A ceramic capacitor with X5R or X7R dielectric type is recommended for best output noise, line transient, and load transient performance.

GND

Ground is the common ground connection for V_{IN} and V_{OUT} . It is also the local ground connection for C_{BP} , ADJ, and \overline{SD} .

ADJ

For the adjustable output version, use a resistor divider R1 and R2, connect R1 from V_{OUT} to ADJ and R2 from ADJ to ground. R2 should be in the 25-k Ω to 150-k Ω range for low power consumption, while maintaining adequate noise immunity.

The formula below calculates the value of R1, given the desired output voltage and the R2 value,

$$R1 = \frac{\left(V_{OUT} - V_{ADJ}\right)R2}{V_{ADJ}}$$

$$V_{ADJ} \text{ is nominally 1.215 V.} \tag{1}$$

SHUTDOWN (SD)

 \overline{SD} controls the turning on and off of the Si9183. V_{OUT} is guaranteed to be on when the \overline{SD} pin voltage equals or is greater than 1.2 V. V_{OUT} is guaranteed to be off when the \overline{SD} pin voltage equals or is less than 0.4 V. During shutdown mode, the Si9183 will draw less than 1- μ A current from the source. To automatically turn on V_{OUT} whenever the input is applied, tie the \overline{SD} pin to V_{IN} .

CBP

For low noise application, connect a high frequency ceramic capacitor from C_{BP} to ground. A 0.01- μF or a 0.1- μF X5R or X7R is recommended.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?71258.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000
Revision: 18-Jul-08
www.vishay.com

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)