


## **Power MOSFET**

PRODUCT SUMMARY						
V <sub>DS</sub> (V) at T <sub>J</sub> max.	560 V					
$R_{DS(on)}(\Omega)$	V <sub>GS</sub> = 10 V 0.555					
Q <sub>g</sub> (Max.) (nC)	48					
Q <sub>gs</sub> (nC)	12					
Q <sub>gd</sub> (nC)	15					
Configuration	Single					



### **FEATURES**

- ullet Low Figure-of-Merit  $R_{on} \ x \ Q_g$
- 100 % Avalanche Tested
- Gate Charge Improved
- T<sub>rr</sub>/Q<sub>rr</sub> Improved
- Compliant to RoHS Directive 2002/95/EC





ORDERING INFORMATION						
Package	TO-220AB	D <sup>2</sup> PAK (TO-263)	TO-220 FULLPAK			
Lead (Pb)-free	SiHP12N50C-E3	SiHB12N50C-E3	SiHF12N50C-E3			

N-Channel MOSFET

				LIMIT		
PARAMETER			SYMBOL	TO220-AB D <sup>2</sup> PAK (TO-263)	TO-220 FULLPAK	UNIT
Drain-Source Voltage			$V_{DS}$	500		V
Gate-Source Voltage			V <sub>GS</sub>	± 30		]
Continuous Drain Current (T <sub>.I</sub> = 150 °C) <sup>a</sup>	$V_{GS}$ at 10 V $T_{C} = 25 ^{\circ}C$ $T_{C} = 100 ^{\circ}C$		12			
Continuous Drain Current (1) = 150 C) <sup>4</sup>		T <sub>C</sub> = 100 °C	I <sub>D</sub>	7.5		Α
Pulsed Drain Current <sup>c</sup>				28		
Linear Derating Factor				1.67	0.28	W/°C
Single Pulse Avalanche Energy <sup>b</sup>			E <sub>AS</sub>	180		mJ
Maximum Power Dissipation			$P_{D}$	208	36	W
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 150		00
Soldering Recommendations (Peak Temperature) <sup>d</sup> for 10 s				300		°C

#### Notes

- a. Limited by maximum junction temperature.
- b.  $V_{DD}$  = 50 V, starting  $T_J$  = 25 °C, L = 2.5 mH,  $R_q$  = 25  $\Omega$ ,  $I_{AS}$  = 12 A.
- c. Repetitive rating; pulse width limited by maximum junction temperature.
- d. 1.6 mm from case.

<sup>\*</sup> Pb containing terminations are not RoHS compliant, exemptions may apply

# SiHP12N50C, SiHB12N50C, SiHF12N50C

# Vishay Siliconix



THERMAL RESISTANCE RATINGS						
PARAMETER	SYMBOL	TO220-AB D <sup>2</sup> PAK (TO-263)	TO-220 FULLPAK	UNIT		
Maximum Junction-to-Ambient	R <sub>thJA</sub>	62	65			
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	0.6	3.5	°C/W		
Junction-to-Ambient (PCB mount) <sup>a</sup>	R <sub>thJA</sub>	40	-			

### Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

<b>SPECIFICATIONS</b> ( $T_J = 25  ^{\circ}\text{C}$ , upper parameter	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							<u> </u>
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0$	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA		-	_	V
V <sub>DS</sub> Temperature Coefficient	ΔV <sub>DS</sub> /T <sub>J</sub>	Reference t	o 25 °C, I <sub>D</sub> = 1 mA	-	0.6	-	V/°C
Gate-Source Threshold Voltage (N)	V <sub>GS(th)</sub>	$V_{DS} = V_0$	<sub>GS</sub> , I <sub>D</sub> = 250 μA	3.0	-	5.0	V
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>G</sub>	<sub>S</sub> = ± 30 V	-	-	± 100	nA
		V <sub>DS</sub> = 50	00 V, V <sub>GS</sub> = 0 V	-	-	50	μΑ
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 400 V, V	' <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C	-	-	250	
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 4 A	-	0.46	0.555	Ω
Forward Transconductance	9 <sub>fs</sub>	$V_{DS} =$	50 V, I <sub>D</sub> = 3 A	-	3	-	S
Dynamic		•				·	
Input Capacitance	C <sub>iss</sub>	$V_{GS} = 0 V$ ,		-	1375	-	
Output Capacitance	C <sub>oss</sub>	V	os = 25 V,	-	165	-	рF
Reverse Transfer Capacitance	C <sub>rss</sub>	f =	f = 1.0 MHz		17	-	
Total Gate Charge	Qg			-	32	48	
Gate-Source Charge	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V	$V_{GS} = 10 \text{ V}$ $I_{D} = 10 \text{ A}, V_{DS} = 400 \text{ V}$		12	-	nC
Gate-Drain Charge	$Q_{gd}$			-	15	-	1
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = 250 V, I <sub>D</sub> = 10 A		-	18	-	- ns
Rise Time	t <sub>r</sub>			-	35	-	
Turn-Off Delay Time	t <sub>d(off)</sub>	$R_g = 4.3$	$R_g = 4.3 \Omega, V_{GS} = 10 V$		23	-	
Fall Time	t <sub>f</sub>				6	-	
Gate Input Resistance	$R_g$	f = 1 MHz, open drain		-	1.1	-	Ω
Drain-Source Body Diode Characteristics							
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	12	Α
Pulsed Diode Forward Current	I <sub>SM</sub>			-	-	28	
Body Diode Voltage	V <sub>SD</sub>	$T_J = 25  ^{\circ}\text{C},  I_S = 10  \text{A},  V_{GS} = 0  \text{V}$		-	-	1.8	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	$T_J = 25 ^{\circ}\text{C}$ , $I_F = I_S$ , $dI/dt = 100 \text{A/}\mu\text{s}$ , $V_R = 20 \text{V}$		-	580	-	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>			-	4.3	-	μC
Body Diode Reverse Recovery Current	I <sub>RRM</sub>			-	13	-	Α

### Note

The information shown here is a preliminary product proposal, not a commercial product data sheet. Vishay Siliconix is not committed to
produce this or any similar product. This information should not be used for design purposes, nor construed as an offer to furnish or sell
such products.

### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics (TO-220)




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics (TO-220)




Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area (TO-220AB, D2PAK)




Fig. 9 - Maximum Safe Operating Area (TO-220 FULLPAK)




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case (TO-220AB, D2PAK)




Fig. 12 - Maximum Effective Transient Thermal Impedance, Junction-to-Case (TO-220 FULLPAK)

Document Number: 91388 S10-0969-Rev. B, 26-Apr-10






Fig. 13a - Unclamped Inductive Test Circuit




Fig. 13b - Unclamped Inductive Waveforms




Fig. 14a - Basic Gate Charge Waveform






Fig. 14b - Gate Charge Test Circuit

### Peak Diode Recovery dV/dt Test Circuit





\* V<sub>GS</sub> = 5 V for logic level devices


Fig. 15 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?91388">www.vishay.com/ppg?91388</a>.

Document Number: 91388 S10-0969-Rev. B, 26-Apr-10




## TO-220-1



DIM.	MILLIM	IETERS	INCHES			
DIM.	MIN.	MAX.	MIN.	MAX.		
Α	4.24	4.65	0.167	0.183		
b	0.69	1.02	0.027	0.040		
b(1)	1.14	1.78	0.045	0.070		
С	0.36	0.61	0.014	0.024		
D	14.33	15.85	0.564	0.624		
Е	9.96	10.52	0.392	0.414		
е	2.41	2.67	0.095	0.105		
e(1)	4.88	5.28	0.192	0.208		
F	1.14	1.40	0.045	0.055		
H(1)	6.10	6.71	0.240	0.264		
J(1)	2.41	2.92	0.095	0.115		
L	13.36	14.40	0.526	0.567		
L(1)	3.33	4.04	0.131	0.159		
ØР	3.53	3.94	0.139	0.155		
Q	2.54	3.00	0.100	0.118		
ECN: X15-0364-Rev. C, 14-Dec-15 DWG: 6031						

### Note

 M\* = 0.052 inches to 0.064 inches (dimension including protrusion), heatsink hole for HVM




Revison: 14-Dec-15 1 Document Number: 66542





### RECOMMENDED MINIMUM PADS FOR D<sup>2</sup>PAK: 3-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

### **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)