




N- and P-Channel 30 V (D-S) MOSFET




PRODUCT SUMMARY						
	N-CHANNEL	P-CHANNEL				
V _{DS} (V)	30	-30				
$R_{DS(on)}(\Omega)$ at $V_{GS} = \pm 10 \text{ V}$	0.105	0.200				
$R_{DS(on)}(\Omega)$ at $V_{GS} = \pm 4.5 \text{ V}$	0.175	0.360				
Q _g typ. (nC)	2.1	2.4				
I _D (A) ^a	2.5	-1.8				
Configuration	N- and p-pair					

FEATURES

- TrenchFET® power MOSFET
- 100 % R_g tested
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912





ORDERING INFORMATION				
Package	TSOP-6			
Lead (Pb)-free	Si3552DV-T1-E3			
Lead (Pb)-free and halogen-free	Si3552DV-T1-GE3			

ABSOLUTE MAXIMUM RATINGS (T _A = 25 °C, unless otherwise noted)						
PARAMETER		SYMBOL	N-CHANNEL	P-CHANNEL	UNIT	
Drain-source voltage		V _{DS}	30	-30	V	
Gate-source voltage		V_{GS}	± 20	± 20		
Continuous drain current (T _J = 150 °C) ^{a, b}	T _A = 25 °C	- I _D	2.5	-1.8	^	
	T _A = 70 °C		2	-1.2		
Pulsed drain current		I _{DM}	8	-7	Α	
Continuous source current (diode conduction) a, b		I _S	1.05	-1.05		
maximum power dissipation ^{a, b} $ T_A = 25 \text{ °C} $ $ T_A = 70 \text{ °C} $		1.15		15	W	
		P_{D}	0.73			
Operating junction and storage temperature range		T _J , T _{stg}	-55 to	+150	°C	

THERMAL RESISTANCE RATINGS							
PARAMETER	SYMBOL	TYPICAL	MAXIMUM	UNIT			
Marrian and investigation to combine at 8	t ≤ 5 s	D	93	110			
Maximum junction-to-ambient ^a	Steady state	R_{thJA}	130	150	°C/W		
Maximum junction-to-lead	Steady state	R _{thJL}	75	90			

Notes

- a. Surface mounted on FR4 board
- $b.\ t \leq 5\ s$



www.vishay.com

Vishay Siliconix

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
Static								
Oak though the allege	,	$V_{DS} = V_{GS}, I_D = 250 \mu A$	N-Ch	1	_	-	V	
Gate threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	P-Ch	-1	-	-		
Cata hadi laakasa			N-Ch	-	-	± 100	nA	
Gate-body leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	P-Ch	-	-	± 100		
		V _{DS} = 24 V, V _{GS} = 0 V	N-Ch	-	-	1		
Zoro goto voltago drain aurrent		$V_{DS} = -24 \text{ V}, V_{GS} = 0 \text{ V}$	P-Ch	-	-	-1	┦.	
Zero gate voltage drain current	I _{DSS}	V _{DS} = 24 V, V _{GS} = 0 V, T _J = 55 °C	N-Ch	-	-	5	μA	
		$V_{DS} = -24 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	P-Ch	-	-	-5		
On atota duain accurant 3		V _{DS} = 5 V, V _{GS} = 10 V	N-Ch	5	-	-	1.	
On-state drain current ^a	I _{D(on)}	$V_{DS} = -5 \text{ V}, V_{GS} = -10 \text{ V}$	P-Ch	-5	-	-	Α	
		V _{GS} = 10 V, I _D = 2.5 A	N-Ch	-	0.085	0.105	Ω	
		$V_{GS} = -10 \text{ V}, I_D = -1.8 \text{ A}$	P-Ch	-	0.165	0.200		
Drain-source on-state resistance ^a	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 2 \text{ A}$	N-Ch	-	0.140	0.175		
		V _{GS} = -4.5 V, I _D = -1.2 A	P-Ch	-	0.298	0.360		
Forward transconductance ^a	g _{fs}	$V_{DS} = 10 \text{ V}, I_D = 2.5 \text{ A}$	N-Ch	-	4.3	-	S	
		$V_{DS} = -15 \text{ V}, I_D = -1.8 \text{ A}$	P-Ch	-	2.4	-		
Diada fa card alloca 3	V _{SD}	I _S = 1.05 A, V _{GS} = 0 V	N-Ch	-	0.81	1.1	1,7	
Diode forward voltage ^a		I _S = -1.05 A, V _{GS} = 0 V	P-Ch	-	-0.83	-1.1	V	
Dynamic ^b								
Total gate charge			N-Ch	-	2.1	3.2		
Total gate charge	Qg	N-Channel	P-Ch	-	2.4	3.6	nC	
Cata source charge	0	$V_{DS} = 15 \text{ V}, V_{GS} = 5 \text{ V}, I_D = 1.8 \text{ A}$	N-Ch	-	0.7	-		
Gate-source charge	Q_{gs}	P-Channel	P-Ch	-	0.9	-		
Cata duain abauga		$V_{DS} = -15 \text{ V}, V_{GS} = -5 \text{ V}, I_{D} = -1.8 \text{ A}$	N-Ch	-	0.7	=		
Gate-drain charge	Q_{gd}		P-Ch	-	0.8	-		
Cata registeres	R _g		N-Ch	0.5	-	2.4		
Gate resistance			P-Ch	3	-	11	Ω	
Turn on delay time	_		N-Ch	-	7	11		
Turn-on delay time	t _{d(on)}	N-Channel	P-Ch	-	8	12		
Rise time		$V_{DD} = 15 \text{ V}, R_{L} = 15 \Omega$	N-Ch	-	9	14		
	t _r	$I_D \cong 1 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 6 \Omega$	P-Ch	-	12	18		
Turn-off delay time	t _{d(off)}	P-Channel	N-Ch	-	13	20		
		$V_{DD} = -15 \text{ V}, R_L = 15 \Omega$	P-Ch	-	12	18	ns	
Fall time	t _f	$I_D\cong$ -1 A, $V_{GEN}=$ -10 V, $R_g=6~\Omega$	N-Ch	-	5	8		
			P-Ch	-	7	11		
Source-drain reverse recovery time	t _{rr}	I _F = 1.05 A, di/dt = 100 A/μs	N-Ch	-	35	60		
		I _F = -1.05 A, di/dt = 100 A/μs	P-Ch	_	30	60	7	


Notes

- a. Pulse test; pulse width $\leq 300~\mu\text{s},$ duty cycle $\leq 2~\%$
- b. Guaranteed by design, not subject to production testing


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




On-Resistance vs. Drain Current






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature




N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage



Threshold Voltage




On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power (Junction-to-Ambient)



N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Foot




P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




On-Resistance vs. Drain Current




Gate Charge



Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature



P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage



0.6 0.5 0.5 0.04 0.00 0.0


On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power (Junction-to-Ambient)



P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Foot


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?70971.







TSOP: 5/6-LEAD

JEDEC Part Number: MO-193C





D A₂ A
A₂ A
Seating Plane



	MILLIMETERS			ı	NCHES	
Dim	Min	Nom	Max	Min	Nom	Max
Α	0.91	-	1.10	0.036	-	0.043
A ₁	0.01	-	0.10	0.0004	-	0.004
A ₂	0.90	-	1.00	0.035	0.038	0.039
b	0.30	0.32	0.45	0.012	0.013	0.018
С	0.10	0.15	0.20	0.004	0.006	0.008
D	2.95	3.05	3.10	0.116	0.120	0.122
Е	2.70	2.85	2.98	0.106	0.112	0.117
E ₁	1.55	1.65	1.70	0.061	0.065	0.067
е	0.95 BSC		0.0374 BSC			
e ₁	1.80	1.90	2.00	0.071	0.075	0.079
L	0.32	-	0.50	0.012	-	0.020
L ₁		0.60 Ref		0.024 Ref		
L ₂	0.25 BSC			0.010 BSC		
R	0.10	-	-	0.004	-	-
θ	0°	4°	8°	0°	4°	8°
θ_1	7° Nom 7° Nom					
ECN: C-06593-Rev. I, 18-Dec-06 DWG: 5540						

Document Number: 71200 www.vishay.com 18-Dec-06 uww.vishay.com



Mounting LITTLE FOOT® TSOP-6 Power MOSFETs

Surface mounted power MOSFET packaging has been based on integrated circuit and small signal packages. Those packages have been modified to provide the improvements in heat transfer required by power MOSFETs. Leadframe materials and design, molding compounds, and die attach materials have been changed. What has remained the same is the footprint of the packages.

The basis of the pad design for surface mounted power MOSFET is the basic footprint for the package. For the TSOP-6 package outline drawing see http://www.vishay.com/doc?71200 and see http://www.vishay.com/doc?72610 for the minimum pad footprint. In converting the footprint to the pad set for a power MOSFET, you must remember that not only do you want to make electrical connection to the package, but you must made thermal connection and provide a means to draw heat from the package, and move it away from the package.

In the case of the TSOP-6 package, the electrical connections are very simple. Pins 1, 2, 5, and 6 are the drain of the MOSFET and are connected together. For a small signal device or integrated circuit, typical connections would be made with traces that are 0.020 inches wide. Since the drain pins serve the additional function of providing the thermal connection to the package, this level of connection is inadequate. The total cross section of the copper may be adequate to carry the current required for the application, but it presents a large thermal impedance. Also, heat spreads in a circular fashion from the heat source. In this case the drain pins are the heat sources when looking at heat spread on the PC board.

Figure 1 shows the copper spreading recommended footprint for the TSOP-6 package. This pattern shows the starting point for utilizing the board area available for the heat spreading copper. To create this pattern, a plane of copper overlays the basic pattern on pins 1,2,5, and 6. The copper plane connects the drain pins electrically, but more importantly provides planar copper to draw heat from the drain leads and start the process of spreading the heat so it can be dissipated into the ambient air. Notice that the planar copper is shaped like a "T" to move heat away from the drain leads in all directions. This pattern uses all the available area underneath the body for this purpose.




FIGURE 1. Recommended Copper Spreading Footprint

Since surface mounted packages are small, and reflow soldering is the most common form of soldering for surface mount components, "thermal" connections from the planar copper to the pads have not been used. Even if additional planar copper area is used, there should be no problems in the soldering process. The actual solder connections are defined by the solder mask openings. By combining the basic footprint with the copper plane on the drain pins, the solder mask generation occurs automatically.

A final item to keep in mind is the width of the power traces. The absolute minimum power trace width must be determined by the amount of current it has to carry. For thermal reasons, this minimum width should be at least 0.020 inches. The use of wide traces connected to the drain plane provides a low impedance path for heat to move away from the device.

REFLOW SOLDERING

Vishay Siliconix surface-mount packages meet solder reflow reliability requirements. Devices are subjected to solder reflow as a test preconditioning and are then reliability-tested using temperature cycle, bias humidity, HAST, or pressure pot. The solder reflow temperature profile used, and the temperatures and time duration, are shown in Figures 2 and 3.



Ramp-Up Rate	+6°C/Second Maximum
Temperature @ 155 ± 15°C	120 Seconds Maximum
Temperature Above 180°C	70 – 180 Seconds
Maximum Temperature	240 +5/-0°C
Time at Maximum Temperature	20 - 40 Seconds
Ramp-Down Rate	+6°C/Second Maximum

FIGURE 2. Solder Reflow Temperature Profile

Document Number: 71743 www.vishay.com

Vishay Siliconix






FIGURE 3. Solder Reflow Temperature and Time Durations

THERMAL PERFORMANCE

A basic measure of a device's thermal performance is the junction-to-case thermal resistance, $R\theta_{jc},$ or the junction-to-foot thermal resistance, $R\theta_{jf}.$ This parameter is measured for the device mounted to an infinite heat sink and is therefore a characterization of the device only, in other words, independent of the properties of the object to which the device is mounted. Table 1 shows the thermal performance of the TSOP-6.

TABLE 1.				
Equivalent Steady State Performance—TSOP-6				
Thermal Resistance Rθ _{jf}	30°C/W			

SYSTEM AND ELECTRICAL IMPACT OF TSOP-6

In any design, one must take into account the change in MOSFET $r_{\text{DS(on)}}$ with temperature (Figure 4).




FIGURE 4. Si3434DV

www.vishay.com Document Number: 71743 **2** 27-Feb-04



RECOMMENDED MINIMUM PADS FOR TSOP-6



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

Ш



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)

>>点击查看相关商品