
Vishay Siliconix



Power MOSFET



PRODUCT SUMMARY				
V _{DS} (V)	600)		
R _{DS(on)} (Ω)	$V_{GS} = 10 V$	0.75		
Q _g max. (nC)	49			
Q _{gs} (nC)	13			
Q _{gd} (nC)	20			
Configuration	Sing	le		

FEATURES

· Low gate charge Q_g results in simple drive requirement



- Improved gate, avalanche and dynamic dV/dt ruggedness
- · Fully characterized capacitance and avalanche voltage and current
- · Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

APPLICATIONS

- Switch mode power supply (SMPS)
- Uninterruptible power supply
- · High speed power switching
- High voltage isolation = 2.5 kV_{BMS} (t = 60 s, f = 60 Hz)

TYPICAL SMPS TOPOLOGIES

- · Single transistor forward
- Active clamped forward

ORDERING INFORMATION	
Package	TO-220 FULLPAK
Lead (Pb)-free	IRFIB6N60APbF

PARAMETER		SYMBOL	LIMIT	UNIT		
Drain-source voltage		V _{DS}	600	v		
Gate-source voltage		V _{GS}	± 30	- V		
Continuous drain current	V _{GS} at 10 V	T _C = 25 °C T _C = 100 °C	I.,	5.5		
Continuous drain current	VGS at TO V	T _C = 100 °C	ID	3.5		
Pulsed drain current ^a		I _{DM}	37			
Linear derating factor			0.48	W/°C		
Single pulse avalanche energy b		E _{AS}	290	mJ		
Repetitive avalanche current ^a			I _{AR}	9.2	А	
Repetitive avalanche energy ^a		E _{AR}	6.0	mJ		
Maximum power dissipation $T_{C} = 25 \text{ °C}$		25 °C	P _D	60	W	
Peak diode recovery dV/dt ^c		dV/dt	5.0	V/ns		
Operating junction and storage temperature range	Inction and storage temperature range T _J , T _{stg} -55 to +150		*0			
Soldering recommendations (peak temperature) ^d	For	10 s		300	- °C	
Mounting torque M3 screw		screw		0.6	Nm	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)

- b. Starting $T_J = 25 \text{ °C}$, L = 6.8 mH, $R_G = 25 \Omega$, $I_{AS} = 9.2 \text{ A}$ (see fig. 12)
- c. $I_{SD} \le 9.2$ A, dl/dt ≤ 50 A/µs, $V_{DD} \le V_{DS}$, $T_J \le 150$ °C
- d. 1.6 mm from case



THERMAL RESISTANCE RAT	INGS							
PARAMETER	SYMBOL	TYP		MAX.		UNIT		
Maximum junction-to-ambient	R _{thJA}	- 65 - 2.1				00.004		
Maximum junction-to-case (drain)	R _{thJC}				°C/W			
SPECIFICATIONS ($T_J = 25 \ ^{\circ}C$,	unless otherv	vise noted)						
PARAMETER	SYMBOL	TES	T CONDIT	IONS	MIN.	TYP.	MAX.	UNIT
Static		•				•		
Drain-ssource breakdown voltage	V _{DS}	V _{GS} :	= 0 V, I _D = 2	250 µA	600	-	-	V
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	Reference	e to 25 °C,	I _D = 1 mA ^d	-	660	-	mV/°C
Gate-source threshold voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 2	250 µA	2.0	-	4.0	V
Gate-source leakage	I _{GSS}		$V_{GS} = \pm 30$	V	-	-	± 100	nA
Zara acta valtara ducin ovument		V _{DS} =	= 600 V, V _G	_S = 0 V	-	-	25	
Zero gate voltage drain current	IDSS	V _{DS} = 480 V	V _{DS} = 480 V, V _{GS} = 0 V, T _J = 125 °C		-	-	250	μA
Drain-source on-state resistance	R _{DS(on)}	$V_{GS} = 10 V$	I _D	= 3.3 A ^b	-	-	0.75	Ω
Forward transconductance	g _{fs}	V _{DS}	= 25 V, I _D =	5.5 A	5.5	-	-	S
Dynamic								
Input capacitance	C _{iss}		$V_{GS} = 0 V_{S}$		-	1400	-	
Output capacitance	C _{oss}		V _{DS} = 25 V,		-	180	-	
Reverse transfer capacitance	C _{rss}	f = 1	.0 MHz, see	e fig. 5	-	7.1	-]
	0		$V_{DS} = 1.0$	0 V, f = 1.0 MHz	-	1957	-	pF
Output capacitance	C _{oss}	$V_{GS} = 0 V V_D$	$V_{DS} = 480$	0 V, f = 1.0 MHz	-	49	-	
Effective output capacitance	Coss eff.		$V_{DS} = 0$	0 V to 480 V ^c	-	96	-	
Total gate charge	Qg				-	-	49	
Gate-source charge	Q _{gs}	$V_{GS} = 10 \text{ V}$ $I_D = 9.2 \text{ A}, V_{DS} = 400 \text{ V},$ see fig. 6 and 13 b	-	-	13	nC		
Gate-drain charge	Q _{gd}				-	-	20	
Turn-on delay time	t _{d(on)}				-	13	-	
Rise time	tr		300 V, I _D =		-	25	-	ns
Turn-off delay time	t _{d(off)}	$H_{G} = $	Ω .1 Ω , R _D = see fig. 10		-	30	-	
Fall time	t _f				-	22	-	1
Gate input resistance	Rg	f = 1 MHz, open drain		0.5	-	3.2	Ω	
Drain-Source Body Diode Characteristi	cs					•		•
Continuous source-drain diode current	I _S	MOSFET sym showing the			-	-	5.5	•
Pulsed diode forward current ^a	I _{SM}		p - n junction diode		-	-	37	A
Body diode voltage	V _{SD}	T _J = 25 °C	, I _S = 9.2 A,	$V_{GS} = 0 V^{b}$	-	-	1.5	V
Body diode reverse recovery time	t _{rr}				-	530	800	ns
Body diode reverse recovery charge	Q _{rr}	$I_{\rm J} = 25 {}^{\circ}{\rm C}, I_{\rm F}$	= 9.2 A, dl/	′dt = 100 A/µs ^b	-	3.0	4.4	μC
Forward turn-on time	t _{on}	Intrinsic tu	Irn-on time	is negligible (turn	-on is dor	ninated b	y L _S and	L _D)

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)

b. Pulse width $\leq 300~\mu s;~duty~cycle \leq 2~\%$


c. C_{oss} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DS}

d. t = 60 s, f = 60 Hz

2



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



100 Drain-to-Source Current (A) T_{.I} = 150°C 10 $T_J = 25^{\circ}C$ م V DS = 50V 20µs PULSE WIDTH 0.1 4.0 5.0 6.0 10.0 7.0 8.0 9.0 V_{GS}, Gate-to-Source Voltage (V) Fig. 3 - Typical Transfer Characteristics 3.0 9.2*A* = ח 2.5 2.0 1.5




Fig. 4 - Normalized On-Resistance vs. Temperature



Vishay Siliconix




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature

T_C, Case Temperature (°C)

100

125

150


75

2.0

1.0

0.0 25

50



IRFIB6N60A

Vishay Siliconix

Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

For technical questions, contact: hvm@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFI Downloaded From Oneyac.com







Fig. 12a - Unclamped Inductive Test Circuit



Vishay Siliconix

Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current





Fig. 13a - Basic Gate Charge Waveform





S21-0975-Rev. F, 11-Oct-2021

6


Document Number: 91175

For technical questions, contact: hvm@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFI Downloaded From Oneyac.com w.vishay.com/doc?91000





Peak Diode Recovery dV/dt Test Circuit



a. $V_{GS} = 5 V$ for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91175.



TO-220 FULLPAK (High Voltage)

OPTION 1: FACILITY CODE = 9




	MILLIMETERS		
DIM.	MIN.	NOM.	MAX.
A	4.60	4.70	4.80
b	0.70	0.80	0.91
b1	1.20	1.30	1.47
b2	1.10	1.20	1.30
С	0.45	0.50	0.63
D	15.80	15.87	15.97
е		2.54 BSC	
E	10.00	10.10	10.30
F	2.44	2.54	2.64
G	6.50	6.70	6.90
L	12.90	13.10	13.30
L1	3.13	3.23	3.33
Q	2.65	2.75	2.85
Q1	3.20	3.30	3.40
ØR	3.08	3.18	3.28

Notes

- 1. To be used only for process drawing
- 2. These dimensions apply to all TO-220 FULLPAK leadframe versions 3 leads
- 3. All critical dimensions should C meet $C_{pk} > 1.33$
- 4. All dimensions include burrs and plating thickness
- 5. No chipping or package damage
- Facility code will be the 1st character located at the 2nd row of the unit marking



OPTION 2: FACILITY CODE = Y



	MILLIN	IETERS	INCHES		
DIM.	MIN.	MAX.	MIN.	MAX.	
А	4.570	4.830	0.180	0.190	
A1	2.570	2.830	0.101	0.111	
A2	2.510	2.850	0.099	0.112	
b	0.622	0.890	0.024	0.035	
b2	1.229	1.400	0.048	0.055	
b3	1.229	1.400	0.048	0.055	
С	0.440	0.629	0.017	0.025	
D	8.650	9.800	0.341	0.386	
d1	15.88	16.120	0.622	0.635	
d3	12.300	12.920	0.484	0.509	
E	10.360	10.630	0.408	0.419	
е	2.54	BSC	0.100) BSC	
L	13.200	13.730	0.520	0.541	
L1	3.100	3.500	0.122	0.138	
n	6.050	6.150	0.238	0.242	
ØP	3.050	3.450	0.120	0.136	
u	2.400	2.500	0.094	0.098	
V	0.400	0.500	0.016	0.020	

DWG: 5972

Notes

1. To be used only for process drawing

2. These dimensions apply to all TO-220 FULLPAK leadframe versions 3 leads

3. All critical dimensions should C meet $C_{pk} > 1.33$

4. All dimensions include burrs and plating thickness

5. No chipping or package damage
6. Facility code will be the 1st character located at the 2nd row of the unit marking

2

Document Number: 91359

For technical questions, contact: <u>hvmos.techsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFI Downloaded From Oneyac.com



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)