SiSA84DN

www.vishay.com

Vishay Siliconix

RoHS

COMPLIANT

HALOGEN FREE

N-Channel 30 V (D-S) MOSFET




PRODUCT SUMMARY	
V _{DS} (V)	30
$R_{DS(on)}$ max. (Ω) at V_{GS} = 10 V	0.0046
$R_{DS(on)}$ max. (Ω) at V_GS = 4.5 V	0.0074
Q _g typ. (nC)	13
I _D (A)	56.5
Configuration	Single

FEATURES

- TrenchFET[®] Gen IV power MOSFET
- · Tuned for reducing transient spikes
- 100 % R_q and UIS tested
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

APPLICATIONS

- Synchronous buck converter
- High power density DC/DC
- Motor drive control
- Battery management
- · Load switch



N-Channel MOSFET

ORDERING INFORMATION

Package	PowerPAK 1212-8
Lead (Pb)-free and halogen-free	SiSA84DN-T1-GE3

ABSOLUTE MAXIMUM RATINGS ($T_A = 25 \text{ °C}$, unless otherwise noted)					
PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-source voltage		V _{DS}	30	v	
Gate-source voltage		V _{GS}	+20 / -16	- v	
Continuous drain current (T _J = 150 °C)	T _C = 25 °C		56.5		
	T _C = 70 °C	1 .	45.3		
	T _A = 25 °C	I _D	20.5		
	T _A = 70 °C	1	16.6	•	
Pulsed drain current (t = 100 µs)		I _{DM}	130	A	
Continuous source-drain diode current	T _C = 25 °C		24		
	T _A = 25 °C		3.2 ^{b, c}		
Single pulse avalanche current		I _{AS}	15		
Single pulse avalanche energy	L = 0.1 mH	E _{AS}	11.25	mJ	
Maximum power dissipation	T _C = 25 °C		26.5		
	T _C = 70 °C	1 _	17	14/	
	T _A = 25 °C	P _D	3.5 ^{, c}	W	
	T _A = 70 °C	1	2.3 ^{b, c}		
Operating junction and storage temperature range		T _J , T _{stg}	-55 to +150	°C	
Soldering recommendations (peak temperature) ^c		Ì	260		

THERMAL RESISTANCE RATINGS						
PARAMETER		SYMBOL	TYPICAL	MAXIMUM	UNIT	
Maximum junction-to-ambient b	t ≤ 10 s	R _{thJA}	28	35	°C/W	
Maximum junction-to-case (drain)	Steady state	R _{thJC}	3.8	4.7	0/10	

Notes Package limited a.

Surface mounted on 1" x 1" FR4 board b.

t = 10 s

c. d. See solder profile (www.vishay.com/doc?73257). The PowerPAK 1212-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection Rework conditions: manual soldering with a soldering iron is not recommended for leadless components Maximum under steady state conditions is 81 °C/W

e. f.

T_C = 25 °C g.

S17-1887-Rev. A, 25-Dec-17

1

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFI Downloaded From Oneyac.com w.vishav.com/doc?91000

www.vishay.com

SiSA84DN

Vishay Siliconix

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Static		· · · ·		•			
Drain-source breakdown voltage	V _{DS}	$V_{GS} = 0 V, I_D = 250 \mu A$	30	-	-	v	
Drain-source breakdown voltage (transient) c	V _{DSt}	$V_{GS} = 0 V$, $I_{D(aval)} = 15 A$, $t_{transient} = 50 ns$	36	-	-	V	
V _{DS} temperature coefficient	$\Delta V_{DS}/T_J$	I _D =10 mA	-	16	-		
V _{GS(th)} temperature coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	-	-5.3	-	mV/°C	
Gate-source threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	1	-	2.2	V	
Gate-source leakage	I _{GSS}	$V_{DS} = 0 V, V_{GS} = +20 / -16 V$	-	-	100	nA	
Zero gate voltage drain current		$V_{DS} = 30 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$	-	-	1	— uA	
	IDSS	$V_{DS} = 30 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{J} = 70 ^{\circ}\text{C}$	-	-	15		
On-state drain current ^a	I _{D(on)}	$V_{DS} \geq 10 \text{ V}, \text{ V}_{GS} = 10 \text{ V}$	40	-	-	Α	
Drain-source on-state resistance ^a	D	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 15 \text{ A}$	-	0.0038	0.0046	Ω	
	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 10 \text{ A}$	-	0.0059	0.0074		
Forward transconductance ^a	g _{fs}	$V_{DS} = 15 \text{ V}, \text{ I}_{D} = 15 \text{ A}$	-	82	-	S	
Dynamic ^b							
Input capacitance	C _{iss}		-	1535	-	pF	
Output capacitance	Coss	V _{DS} = 15 V, V _{GS} = 0 V, f = 1 MHz	-	450	-		
Reverse transfer capacitance	C _{rss}		-	54	-		
Table and the second	Qg	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$	-	25	38	nC	
Total gate charge			-	13	20		
Gate-source charge	Q _{gs}	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 10 \text{ A}$	-	4.2	-		
Gate-drain charge	Q _{gd}		-	3.4	-		
Gate resistance	Rg	f = 1 MHz	0.5	1.3	2.5	Ω	
Turn-on delay time	t _{d(on)}		-	10	20		
Rise time	t _r	V _{DD} = 15 V, R _L = 1.5 Ω, I _D ≅ 10 A,	-	22	44	1	
Turn-off delay time	t _{d(off)}	V_{GEN} = 10 V, R_g = 1 Ω	-	15	30		
Fall time	t _f		-	9	18		
Turn-on delay time	t _{d(on)}		-	18	36	ns	
Rise time	tr	V _{DD} = 15 V, R _L = 1.5 Ω, I _D ≅ 10 A,	-	44	88	-	
Turn-off delay time	t _{d(off)}	$V_{\text{GEN}} = 4.5 \text{ V}, \text{ R}_{\text{g}} = 1 \Omega$	-	15	30		
Fall time	t _f	1	-	11	22		
Drain-Source Body Diode Characteristics							
Continuous source-drain diode current	I _S	T _C = 25 °C -		-	24		
Pulse diode forward current	I _{SM}		-	-	130	- A	
Body diode voltage	V _{SD}	I _S = 5 A, V _{GS} = 0 V	-	0.76	1.1	V	
Body diode reverse recovery time	t _{rr}		-	50	100	ns	
Body diode reverse recovery charge	Q _{rr}	I _F = 10 A, di/dt = 100 A/μs,	-	70	140	nC	
Reverse recovery fall time	t _a	$T_{\rm J} = 25 ^{\circ}{\rm C}$	-	43	-		
Reverse recovery rise time	t _b	1 ⁻ 1	_	7	-	ns	

Notes

a. Pulse test; pulse width \leq 300 µs, duty cycle \leq 2 %

b. Guaranteed by design, not subject to production testing


c. T_{CASE} = 25 °C. Expected voltage stress during 100 % UIS test. Production datalog is not available

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


2




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage




Gate Charge



Transfer Characteristics



Capacitance



On-Resistance vs. Junction Temperature


S17-1887-Rev. A, 25-Dec-17

3 For technical questions, contact: <u>pmostechsupport@vishay.com</u> Document Number: 76567


THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFI Downloaded From Oneyac.com




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage



Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient

S17-1887-Rev. A, 25-Dec-17


4

For technical questions, contact: <u>pmostechsupport@vishay.com</u>
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFI
Downloaded From Oneyac.com
W.vishay.com/doc?91000

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Current Derating a



Power, Junction-to-Case

Power, Junction-to-Ambient

Note


a. The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.




SiSA84DN

Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?76567.



PowerPAK[®] 1212-8, (Single / Dual)









Notes

1. Inch will govern

2 Dimensions exclusive of mold gate burrs 3. Dimensions exclusive of mold flash and cutting burrs


MILLIMETERS INCHES DIM. NOM. MIN. NOM. MAX. MIN. MAX. 0.038 A 0.97 1.04 1.12 0.041 0.044 0.05 0.000 0.002 A1 0.00 --0.23 0.30 0.41 0.009 0.012 0.016 b с 0.23 0.28 0.33 0.009 0.011 0.013 D 3.30 0.126 3.20 3.40 0.130 0.134 D1 2.95 3.05 3.15 0.116 0.120 0.124 2.24 D2 1.98 2.11 0.078 0.083 0.088 0.89 0.019 0.035 D3 0.48 --D4 0.47 typ. 0.0185 typ D5 2.3 typ. 0.090 typ Е 3.20 3.30 3.40 0.126 0.130 0.134 E1 2.95 3.05 3.15 0.116 0.120 0.124 1.73 0.063 E2 1.47 1.60 0.058 0.068 1.85 E3 1.75 1.98 0.069 0.073 0.078 E4 0.034 typ. 0.013 typ. 0.65 BSC 0.026 BSC е Κ 0.86 typ. 0.034 typ. K1 0.35 0.014 --Н 0.30 0.41 0.51 0.012 0.016 0.020 0.30 0.56 0.012 0.022 0.43 0.017 L 0.20 0.002 0.005 0.008 L1 0.06 0.13 θ 0° -12° 0° -12° W 0.25 0.36 0.006 0.010 0.014 0.15 Μ 0.125 typ. 0.005 typ. ECN: S16-2667-Rev. M, 09-Jan-17 DWG: 5882 Document Number: 71656 1

Revison: 09-Jan-17

For technical questions, contact: pmostechsupport@vishay.com



RECOMMENDED MINIMUM PADS FOR PowerPAK® 1212-8 Single



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)