
Si5517DU

N- and P-Channel 20 V (D-S) MOSFET

PowerPAK[®] ChipFET[®] Dual





Marking code: EA


PRODUCT SUMMARY								
	N-CHANNEL	P-CHANNEL						
V _{DS} (V)	20	-20						
$R_{DS(on)}(\Omega)$ at $V_{GS} = \pm 4.5 V$	0.039	0.072						
$R_{DS(on)}(\Omega)$ at $V_{GS} = \pm 2.5 V$	0.045	0.100						
$R_{DS(on)}(\Omega)$ at $V_{GS} = \pm 1.8 V$	0.055	0.131						
Q _g typ. (nC)	6	5.5						
I _D (A) ^a	6	-6						
Configuration	N- and p-pair							

FEATURES

- TrenchFET[®] power MOSFETs
- Thermally enhanced PowerPAK ChipFET package
- Small footprint area
- Low on-resistance
- Thin 0.8 mm profile
- · Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

APPLICATIONS

- Complementary MOSFET for portable devices
 - Ideal for buck-boost circuits



ORDERING INFORMATION

Package	PowerPAK ChipFET
Lead (Pb)-free and halogen-free	Si5517DU-T1-GE3

ABSOLUTE MAXIMUM RATINGS ($T_A = 25 \text{ °C}$, unless otherwise noted)							
PARAMETER		SYMBOL	N-CHANNEL	P-CHANNEL	UNIT		
Drain-source voltage		V _{DS}	20	-20	v		
Gate-source voltage		V _{GS}	± 8 ± 8		v		
	T _C = 25 °C		6 ^a	-6 ^a			
Continuous drain surrant (T 150 °C)	T _C = 70 °C] , [6 ^a	-6 ^a			
Continuous drain current ($T_J = 150 \ ^{\circ}C$)	T _A = 25 °C	I _D	7.2 ^{b, c}	-4.6 ^{b, c}			
	T _A = 70 °C	1	5.8 ^{b, c}	-3.7 ^{b, c}	А		
Pulsed drain current	I _{DM}	20	-15				
Source-drain current diode current	T _C = 25 °C		6.9	-6.9			
Source-drain current diode current	T _A = 25 °C	I _S	1.9 ^{b, c}	-1.9 ^{b, c}			
	T _C = 25 °C		8.3	8.3			
Maximum power dissipation	T _C = 70 °C		5.3	5.3	w		
	T _A = 25 °C	P _D	2.3 ^{b, c}	2.3 ^{b, c}	vv		
	T _A = 70 °C]	1.5 ^{b, c}	1.5 ^{b, c}			
Operating junction and storage temperature range		T _J , T _{stg}	-55 to +150		- °C		
Soldering recommendations (peak temperature) d, e			26	260			

THERMAL RESISTANCE RATINGS

PARAMETER		SYMBOL	N-CHANNEL		P-CHANNEL			
		STNIDOL	TYP.	MAX.	TYP.	MAX.	UNIT	
Maximum junction-to-ambient ^{b, f}	t ≤ 5 s	R _{thJA}	45	55	45	55	°C/W	
Maximum junction-to-case (drain)	Steady state	R _{thJC}	12	15	12	15	0/10	

Notes

a. Based on T_C = 25 °C

b. Surface mounted on 1" x 1" FR4 board

t = 5 s

See solder profile (<u>www.vishay.com/doc?73257</u>). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection d.

Rework conditions: manual soldering with a soldering iron is not recommended for leadless components Maximum under steady state conditions is 105 °C/W for both channels e.

f.

S-81449-Rev. B, 23-Jun-08

1

For technical questions, contact: pmostechsupport@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFI Downloaded From Oneyac.com w.vishav.com/doc?91000

RoHS COMPLIANT HALOGEN FREE



www.vishay.com

SHAY

Vishay Siliconix

Si5517DU

PARAMETER	ETER SYMBOL TEST CONDITIONS			MIN.	TYP. ^a	MAX.	UNIT
Static						1	I
Drain-source breakdown voltage		V _{GS} = 0 V, I _D = 1 mA	N-Ch	20	-	-	
	V _{DS}	V _{GS} = 0 V, I _D = -1 mA	P-Ch	-20	-	-	V
		I _D = 250 μA	N-Ch	-	17	-	
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	I _D = -250 μA	P-Ch	-	-20	-	
		I _D = 250 μA	N-Ch	-	-2.6	-	mV/°C
V _{GS(th)} temperature coefficient	$\Delta V_{GS(th)}/T_J$	I _D = -250 μA	P-Ch	-	2.4	-	
		$V_{DS} = V_{GS}, I_{D} = 250 \ \mu A$	N-Ch	0.4	-	1	
Gate-source threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = -250 \ \mu A$	P-Ch	-0.4	-	-1	V
			N-Ch	-	-	100	
Gate-body leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8 \text{ V}$	P-Ch	-	-	-100	nA
		V _{DS} = 20 V, V _{GS} = 0 V	N-Ch	-	-	1	
		V _{DS} = -20 V, V _{GS} = 0 V	P-Ch	-	-	-1	μA
Zero gate voltage drain current	IDSS	V _{DS} = 20 V, V _{GS} = 0 V, T _J = 55 °C	N-Ch	-	-	10	
		V _{DS} = -20 V, V _{GS} = 0 V, T _J = 55 °C	P-Ch	-	-	-10	
On-state drain current ^b		$V_{DS} \le 5 V, V_{GS} = 4.5 V$	N-Ch	20	-	-	А
	I _{D(on)}	$V_{DS} \le -5 \text{ V}, \text{ V}_{GS} = -4.5 \text{ V}$	P-Ch	-15	-	-	
		$V_{GS} = 4.5 \text{ V}, I_D = 4.4 \text{ A}$	N-Ch	-	0.0320	0.0390	Ω
		V _{GS} = -4.5 V, I _D = -3.3 A	P-Ch	-	0.0600	0.0720	
	R _{DS(on)}	$V_{GS} = 2.5 \text{ V}, \text{ I}_{D} = 4.1 \text{ A}$	N-Ch	-	0.0370	0.0450	
Drain-source on-state resistance ^b		V _{GS} = -2.5 V, I _D = -2.8 A	P-Ch	-	0.0830	0.1000	
		V _{GS} = 1.8 V, I _D = 1.8 A	N-Ch	-	0.0455	0.0550	
		V _{GS} = -1.8 V, I _D = -0.76 A	P-Ch	-	0.1080	0.1310	
		$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 4.4 \text{ A}$	N-Ch	-	22	-	
Forward transconductance ^b	9 _{fs}	V _{DS} = -10 V, I _D = -3.3 A	P-Ch	-	0.9	-	S
Dynamic ^a					I	1	1
	0		N-Ch	-	520	-	
Input capacitance	C _{iss}	N-channel	P-Ch	-	455	-	
	C _{oss}	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$ P-channel $V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	N-Ch	-	100	-	- pF
Output capacitance			P-Ch	-	105	-	
Reverse transfer capacitance	C _{rss}		N-Ch	-	60	-	
			P-Ch	-	65	-	
		$V_{DS} = 10 \text{ V}, V_{GS} = 8 \text{ V}, I_D = 4.4 \text{ A}$	N-Ch	-	10.5	16	
		$V_{DS} = -10 \text{ V}, \text{ V}_{GS} = -8 \text{ V}, \text{ I}_{D} = -4.6 \text{ A}$	P-Ch	-	9.1	14	
Total gate charge	Qg	$V_{DS} = 10 \text{ V}, \text{ V}_{GS} = 4.5 \text{ V} \text{ I}_{D} = 4.4 \text{ A}$	N-Ch	-	6	9	
		$V_{DS} = -10 \text{ V}, \text{ V}_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -1.8 \text{ A}$	P-Ch	-	5.5	8.5	
Osta sama shara		N-channel $V_{DS} = 10 \text{ V}, \text{ V}_{GS} = 4.5 \text{ V} \text{ I}_{D} = 4.4 \text{ A}$	N-Ch	-	0.91	-	nC
Gate-source charge	Q _{gs}		P-Ch	-	0.75	-	1
	Q _{gd}	i channer	N-Ch	-	0.7	-	
Gate-drain charge			P-Ch	-	1.5	-	1
	1		N-Ch	-	1.9	-	
Gate resistance	Rg		-	-	8		Ω

Document Number: 73529



www.vishay.com

Si5517DU

Vishay Siliconix

SPECIFICATIONS (T _J = 25 °C	, unless ot	herwise noted)					
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP. ^a	MAX.	UNIT	
Dynamic ^a							
Turn-on delay time	+		N-Ch	-	20	30	
rum-on delay time	t _{d(on)}	N-channel	P-Ch	-	8	15	
Rise time	tr	$V_{DD} = 10 \text{ V}, \text{ R}_{L} = 2.8 \Omega,$	N-Ch	-	65	100	- ns
	٩	$I_D \cong 3.6 \text{ A}, V_{GEN} = 4.5 \text{ V}, \text{ R}_g = 1 \Omega$	P-Ch	-	35	55	
Turn-off delay time	t _{d(off)}	P-channel	N-Ch	-	40	60	
	-0(01)	V_{DD} = -10 V, R _L = 2.7 Ω, I _D ≅ -3.7 A, V _{GEN} = -4.5 V, R _g = 1 Ω	P-Ch	-	40	60	
Fall time	t _f	ID = -3.7 A, VGEN = -4.3 V, Hg = 1.52	N-Ch	-	10	15	
	-1		P-Ch	-	55	85	
Turn-on delay time	t _{d(on)}		N-Ch	-	5	10	
	°a(on)	N-channel	P-Ch	-	5	10	
Rise time	tr	$V_{DD} = 10 \text{ V}, \text{ R}_{L} = 2.8 \Omega,$	N-Ch	-	12	20	
	4r	$I_D \cong 3.6 \text{ A}, V_{GEN} = 8 \text{ V}, \text{ R}_g = 1 \Omega$	P-Ch	-	15	25	
Turn-off delay time	t _{d(off)}	$\begin{array}{l} \mbox{P-channel} \\ \mbox{V}_{DD} = -10 \mbox{ V, } \mbox{R}_L = 2.7 \ \Omega, \\ \mbox{I}_D \cong -3.7 \mbox{ A, } \mbox{V}_{GEN} = -8 \mbox{ V, } \mbox{R}_g = 1 \ \Omega \end{array}$	N-Ch	-	26	40	
rum-on delay time			P-Ch	-	30	45	
Fall Time	t _f		N-Ch	-	8	15	
	ч		P-Ch	-	45	70	
Drain-Source Body Diode Characteri	stics				1		
Continuous source-drain diode current	Is	T _C = 25 °C	N-Ch	-	-	6.9	
	'5		P-Ch	-	-	-6.9	
Pulse diode forward current ^a	I _{SM}		N-Ch	-	-	20	
	12101		P-Ch	-	-	-15	
Body diode voltage	V _{SD}	$I_{\rm S} = 1.2$ A, $V_{\rm GS} = 0$ V	N-Ch	-	0.8	1.2	v
Body aloae voltage	•SD	$I_{\rm S}$ = -1.0 A, $V_{\rm GS}$ = 0 V	P-Ch	-	-0.8	-1.2	v
Body diode reverse recovery time	t _{rr}		N-Ch	-	45	70	ns
Body diode reverse recovery time		N-channel	P-Ch	-	30	60	113
Body diode reverse recovery charge	Q _{rr}	I_F = 1.2 A, di/dt = 100 A/µs, T_J = 25 °C	N-Ch	-	21	32	nC
	۷rr		P-Ch	-	15	30	
Reverse recovery fall time	t _a	P-channel	N-Ch	-	29	-	
		$I_F = -1 \text{ A}, \text{ di/dt} = -100 \text{ A/}\mu\text{s},$	P-Ch	-	11	-	ne
Poweree receivery rise time	+	$T_{\rm J} = 25 \ ^{\circ}{\rm C}$	N-Ch	-	16	-	ns
Reverse recovery rise time	t _b		P-Ch	-	19	-	

Notes

a. Guaranteed by design, not subject to production testing


b. Pulse test; pulse width $\leq 300~\mu\text{s},~\text{duty}~\text{cycle} \leq 2~\%$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


3




N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)









On-Resistance vs. Drain Current and Gate Voltage






Transfer Characteristics



Capacitance



On-Resistance vs. Junction Temperature

S-81449-Rev. B, 23-Jun-08


4

Document Number: 73529


For technical questions, contact: pmostechsupport@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFI Downloaded From Oneyac.com w.vishay.com/doc?91000




N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




Threshold Voltage



On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient

5



N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Note


a. The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit



N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case




P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)









On-Resistance vs. Drain Current and Gate Voltage




Gate Charge



Transfer Characteristics



Capacitance



On-Resistance vs. Junction Temperature

S-81449-Rev. B, 23-Jun-08

8


Document Number: 73529


For technical questions, contact: pmostechsupport@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFI Downloaded From Oneyac.com w.vishay.com/doc?91000




P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

(V) training of the second se











On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Case

9



P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Note


a. The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit



P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?73529.

www.vishay.com

Vishay Siliconix

PowerPAK[®] ChipFET[®] Case Outline










Side view of single







Backside view of single pad



MILLIMETERS INCHES DIM. MIN. NOM. MAX. MIN. NOM. MAX. 0.75 0.85 0.028 0.030 0.033 А 0.70 A1 0 -0.05 0 -0.002 0.25 0.30 0.35 0.010 0.012 0.014 b 0.010 С 0.20 0.25 0.006 0.008 0.15 D 2.92 3.00 3.08 0.115 0.118 0.121 D1 1.75 1.87 2.00 0.069 0.074 0.079 1.20 1.32 0.047 0.052 D2 1.07 0.042 D3 0.20 0.25 0.30 0.008 0.010 0.012 Е 1.82 1.90 1.98 0.072 0.075 0.078 E1 1.38 1.50 1.63 0.054 0.059 0.064 E2 1.05 1.17 0.036 0.041 0.046 0.92 E3 0.45 0.50 0.55 0.018 0.020 0.022 0.65 BSC 0.026 BSC е Н 0.15 0.20 0.25 0.006 0.008 0.010 κ 0.25 0.010 ----K1 0.30 _ 0.012 -_ _ K2 0.20 _ _ 0.008 -_ K3 0.20 0.008 ----0.30 0.40 0.012 0.014 0.016 L 0.35 C14-0630-Rev. E, 21-Jul-14 DWG: 5940

Note

Millimeters will govern


Revision: 21-Jul-14

1 For technical questions, contact: pmostechsupport@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFI Downloaded From Oneyac.com w.vishay.com/doc?91000



RECOMMENDED MINIMUM PADS FOR PowerPAK® ChipFET® Dual



Recommended Minimum Pads Dimensions in mm/(Inches)

Note: This is Flipped Mirror Image Pin #1 Location is Top Left Corner



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)