


Vishay Siliconix

EF Series Power MOSFET With Fast Body Diode



PRODUCT SUMMAR	RY	
V_{DS} (V) at T _J max.	65	50
R _{DS(on)} typ. (Ω) at 25 °C	$V_{GS} = 10 V$	0.175
Q _g max. (nC)	3	2
Q _{gs} (nC)	ç	9
Q _{gd} (nC)	-	7
Configuration	Sin	gle

FEATURES

- 4th generation E series technology
- Low figure-of-merit (FOM) Ron x Qg
- Low effective capacitance (Co(er))
- · Reduced switching and conduction losses
- Avalanche energy rated (UIS)
- · Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

APPLICATIONS

- · Server and telecom power supplies
- Switch mode power supplies (SMPS)
- Power factor correction power supplies (PFC)
- Lighting
 - High-intensity discharge (HID)
 - Fluorescent ballast lighting
- Industrial
 - Welding
 - Induction heating
 - Motor drives
 - Battery chargers
 - Solar (PV inverters)

ORDERING INFORMATION	
Package	DPAK (TO-252)
Lead (Pb)-free and halogen-free	SiHD186N60EF-GE3
	SiHD186N60EFT1-GE3

ABSOLUTE MAXIMUM RATINGS (T _C	= 25 °C, unl	ess otherwis	se noted)		
PARAMETER			SYMBOL	LIMIT	UNIT
Drain-source voltage			V _{DS}	600	v
Gate-source voltage			V _{GS}	± 30	v
Continuous drain surrent (T 150 °C)	V _{GS} at 10 V	T _C = 25 °C	1	19	
Continuous drain current ($T_J = 150 \ ^\circ C$)	V _{GS} at 10 V	T _C = 25 °C T _C = 100 °C	I _D	12	A
Pulsed drain current ^a			I _{DM}	40	
Linear derating factor				1.25	W/°C
Single pulse avalanche energy ^b			E _{AS}	68	mJ
Maximum power dissipation			PD	156	W
Operating junction and storage temperature range			T _J , T _{stg}	-55 to +150	°C
Drain-source voltage slope	$T_J = T_J$	125 °C	alı . /alt	70	<i>\\</i> //
Reverse diode dv/dt ^d	-		dv/dt	50	- V/ns
Soldering recommendations (peak temperature) ^c	For	10 s		260	°C

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature

b. V_{DD} = 120 V, starting T_J = 25 °C, L = 28.2 mH, R_g = 25 Ω , I_{AS} = 2.2 A

c. 1.6 mm from case

d. $I_{SD} \leq I_D$, di/dt = 120 A/µs, starting T_J = 25 °C



COMPLIANT

HALOGEN

FREE



Vishay Siliconix

THERMAL RESISTANCE RA	TINGS						
PARAMETER	SYMBOL	TYP.	MAX.			UNIT	
Maximum junction-to-ambient	R _{thJA}	-	62			°C/W	
Maximum junction-to-case (drain)	R _{thJC}	-	0.8			0/00	
SPECIFICATIONS (T _J = 25 °C	, unless otherwi	se noted)					
PARAMETER	SYMBOL	TEST CONDITION	ONS	MIN.	TYP.	MAX.	UNIT
Static							
Drain-source breakdown voltage	V _{DS}	V _{GS} = 0 V, I _D = 25	60 μA	600	-	-	V
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	Reference to 25 °C, I	_D = 1 mA	-	0.62	-	V/°C
Gate-source threshold voltage (N)	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$			-	5.0	V
		$V_{GS} = \pm 20 V$		-	-	± 100	nA
Gate-source leakage	I _{GSS}	V _{GS} = ± 30 V	,	-	-	± 1	μA
Zara acto valtaga duoin ovurrent		$V_{DS} = 480 \text{ V}, \text{ V}_{GS}$	= 0 V	-	-	1	μA
Zero gate voltage drain current	IDSS	$V_{DC} = 480 \text{ V} V_{CC} = 0 \text{ V}$	T ₁ – 125 °C	-	-	2	mΔ

Zara gata valtaga drain averant		•DS = 100 •, •GS = 0 •				-	μ, ,
Zero gate voltage drain current	I _{DSS}	V _{DS} = 480 V	, V _{GS} = 0 V, T _J = 125 °C	-	-	2	mA
Drain-source on-state resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 9.5 A	-	0.175	0.201	Ω
Forward transconductance ^a	9 _{fs}	V _{DS} =	= 10 V, I _D = 9.5 A	-	6.5	-	S
Dynamic							
Input capacitance	C _{iss}		$V_{GS} = 0 V,$	-	1118	-	
Output capacitance	C _{oss}	,	$V_{\rm DS} = 100 {\rm V},$	-	50	-	
Reverse transfer capacitance	C _{rss}		f = 1 MHz	-	5	-	_
Effective output capacitance, energy related ^a	C _{o(er)}			-	38	-	pF
Effective output capacitance, time related ^b	C _{o(tr)}	$v_{\rm DS} = 0$ V	/ to 480 V, V _{GS} = 0 V	-	242	-	
Total gate charge	Qg			-	21	32	
Gate-source charge	Q _{gs}	V _{GS} = 10 V	$I_D = 9.5 \text{ A}, V_{DS} = 480 \text{ V}$	-	9	-	nC
Gate-drain charge	Q _{gd}			-	7	-	
Turn-on delay time	t _{d(on)}			-	17	34	
Rise time	t _r		480 V, I _D = 9.5 A,	-	32	64	
Turn-off delay time	t _{d(off)}	V _{GS} =	= 10 V, R_g = 9.1 Ω	-	24	48	ns
Fall time	t _f			-	7	14	
Gate input resistance	R _g	f = 1	MHz, open drain	0.2	0.6	1.2	Ω
Drain-Source Body Diode Characteristic	s						
Continuous source-drain diode current	I _S	MOSFET sym showing the		-	-	19	
Pulsed diode forward current	I _{SM}	p - n junction		-	-	40	A
Diode forward voltage	V _{SD}	T _J = 25 °C	c, I _S = 9.5 A, V _{GS} = 0 V	-	-	1.2	V
Reverse recovery time	t _{rr}			-	113	226	ns
Reverse recovery charge	Q _{rr}		°C, I _F = I _S = 9.5 A, 00 A/µs, V _B = 400 V	-	0.6	1.2	μC
Reverse recovery current	I _{RRM}		00, , , , , , , , , , , , , , , , , , ,	-	11	-	Α

a. $C_{oss(er)}$ is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DSS} b. $C_{oss(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DSS}



Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature





Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage



3

For technical questions, contact: <u>hvm@vishay.com</u>
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFI
Downloaded From Oneyac.com
W.vishay.com/doc?91000



Vishay Siliconix




Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Typical Source-Drain Diode Forward Voltage




Fig. 9 - Maximum Safe Operating Area

Note

a. V_{GS} > minimum V_{GS} at which $R_{DS(on)}$ is specified

S21-0302-Rev. C, 29-Mar-2021

4




Fig. 10 - Maximum Drain Current vs. Case Temperature






Fig. 11 - Temperature vs. Drain-to-Source Voltage



Vishay Siliconix








Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms




Fig. 15 - Unclamped Inductive Test Circuit




Fig. 16 - Unclamped Inductive Waveforms




Fig. 17 - Basic Gate Charge Waveform




Fig. 18 - Gate Charge Test Circuit


S21-0302-Rev. C, 29-Mar-2021

5 For technical questions, contact: <u>hvm@vishay.com</u> Document Number: 92260





Peak Diode Recovery dv/dt Test Circuit



a. $V_{GS} = 5$ V for logic level devices

Fig. 19 - For N-Channel


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?92260.



Package Information

Vishay Siliconix

TO-252AA (HIGH VOLTAGE)



	MILLI	METERS	INCHES		
DIM.	MIN.	MAX.	MIN.	MAX.	
E	6.40	6.73	0.252	0.265	
L	1.40	1.77	0.055	0.070	
L1	2.743	3 REF	0.108 REF		
L2	0.508	3 BSC	0.020 BSC		
L3	0.89	1.27	0.035	0.050	
L4	0.64	1.01	0.025	0.040	
D	6.00	6.22	0.236	0.245	
Н	9.40	10.40	0.370	0.409	
b	0.64	0.88	0.025	0.035	
b2	0.77	1.14	0.030	0.045	
b3	5.21	5.46	0.205	0.215	
е	2.286	BSC	0.090	BSC	
А	2.20	2.38	0.087	0.094	
A1	0.00	0.13	0.000	0.005	
C	0.45	0.60	0.018	0.024	
c2	0.45	0.58	0.018	0.023	
D1	5.30	-	0.209	-	
E1	4.40	-	0.173	-	
θ	0'	10'	0'	10'	

Notes

1. Package body sizes exclude mold flash, protrusion or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 0.10 mm per side.

2. Package body sizes determined at the outermost extremes of the plastic body exclusive of mold flash, gate burrs and interlead flash, but including any mismatch between the top and bottom of the plastic body.

3. The package top may be smaller than the package bottom.

4. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.10 mm total in excess of "b" dimension at maximum material condition. The dambar cannot be located on the lower radius of the foot.



Vishay Siliconix

RECOMMENDED MINIMUM PADS FOR DPAK (TO-252)



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)