HALOGEN

FREE




Vishay Siliconix

N-Channel 20 V (D-S) MOSFET

PRODUC	CT SUMMARY		
V _{DS} (V)	$R_{DS(on)}\left(\Omega\right)$ Max.	I _D (A) ^a	Q _g (Typ.)
	0.0100 at V _{GS} = 4.5 V	25	
20	0.0115 at V _{GS} = 2.5 V	25	16.6 nC
	0.0135 at V _{GS} = 1.8 V	25	

PowerPAK ChipFET Single



Ordering Information:


Si5442DU-T1-GE3 (Lead (Pb)-free and Halogen-free)


FEATURES

- TrenchFET[®] Power MOSFET
- Thermally Enhanced PowerPAK[®] ChipFET[®] Package
 - Small Footprint Area
 - Low On-Resistance
 - Thin 0.8 mm Profile
- 100% R_a Tested
- Material categorization: For definitions of compliance please see www.vishav.com/doc?99912

APPLICATIONS

- Load Switch, PA Switch, and for Portable Applications
- Point-of-Load
- DC/DC Converters
- Power Management





ABSOLUTE MAXIMUM RATIN	IGS (T _A = 25 °C	, unless otherw	ise noted)	
Parameter		Symbol	Limit	Unit
Drain-Source Voltage		V _{DS}	20	V
Gate-Source Voltage		V _{GS}	± 8	v
	T _C = 25 °C		25 ^a	
Continuous Drain Current (T _{.1} = 150 °C)	T _C = 70 °C	I_	25 ^a	
Continuous Drain Current (1) = 130 C)	T _A = 25 °C	l _D	12.4 ^{b, c}	
	T _A = 70 °C		9.9 ^{b, c}	A
Pulsed Drain Current (t = 300 μs)		I _{DM}	60	
Continuous Source-Drain Diode Current	T _C = 25 °C		25 ^a	
Continuous Source-Drain Diode Current	T _A = 25 °C	I _S	2.6 ^{b, c}	
	T _C = 25 °C		31	
Maximum Power Dissipation	T _C = 70 °C	P _D	20	w
Maximum Fower Dissipation	T _A = 25 °C	' D	3.1 ^{b, c}	VV
	T _A = 70 °C		2 ^{b, c}	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150	°C
Soldering Recommendations (Peak Temper		260		

THERMAL RESISTANCE RAT	IERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit	
Maximum Junction-to-Ambient ^{b, f}	t ≤ 5 s	R _{thJA}	34	40	°C/W	
Maximum Junction-to-Case (Drain)	Steady State	R _{thJC}	3	4	O/ VV	

Notes:

- a. Package limited.
- b. Surface mounted on 1" x 1" FR4 board.
- c.t = 5.8
- d. See solder profile (www.vishay.com/doc273252). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under steady state conditions is 90 °C/W.

Vishay Siliconix




SPECIFICATIONS (T _J = 25 $^{\circ}$ C,	SPECIFICATIONS (T _J = 25 °C, unless otherwise noted)							
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit		
Static								
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	20			V		
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	L = 250 uA		21		mV/°C		
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA		- 3		IIIV/ C		
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	0.4		0.9	V		
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8 \text{ V}$			± 100	nA		
Zava Cata Valtaga Dirain Current	ı	V _{DS} = 20 V, V _{GS} = 0 V			1			
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$			10	μΑ		
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	20			Α		
		$V_{GS} = 4.5 \text{ V}, I_D = 8 \text{ A}$		0.0080	0.0100			
Drain-Source On-State Resistance ^a	R _{DS(on)}	$V_{GS} = 2.5 \text{ V}, I_D = 7 \text{ A}$		0.0090	0.0115	Ω		
		$V_{GS} = 1.8 \text{ V}, I_D = 4 \text{ A}$		0.0100	0.0135			
Forward Transconductance ^a	9 _{fs}	V _{DS} = 10 V, I _D = 8 A		65		S		
Dynamic ^b								
Input Capacitance	C _{iss}			1700				
Output Capacitance	C _{oss}	V _{DS} = 10 V, V _{GS} = 0 V, f = 1 MHz		280		pF		
Reverse Transfer Capacitance	C _{rss}			115				
		V _{DS} = 10 V, V _{GS} = 8 V, I _D = 15 A		29	45	_		
Total Gate Charge	Q _g			16.6	25	nC		
Gate-Source Charge		$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 15 \text{ A}$		1.9				
Gate-Drain Charge	Q_{gd}			2				
Gate Resistance	R_g	f = 1 MHz	0.28	1.4	2.8	Ω		
Turn-on Delay Time	t _{d(on)}			10	20			
Rise Time	t _r	V_{DD} = 10 V, R_L = 1 Ω		15	30	ns		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		35	70			
Fall Time	t _f			10	20			
Turn-On Delay Time	t _{d(on)}			10	20			
Rise Time	t _r	V_{DD} = 10 V, R_L = 1 Ω		10	20			
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 10 \text{ A}, V_{GEN} = 8 \text{ V}, R_g = 1 \Omega$		30	60			
Fall Time	t _f			10	20			
Drain-Source Body Diode Characteristic	s							
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C			25	Δ.		
Pulse Diode Forward Current	I _{SM}				60	Α		
Body Diode Voltage	V_{SD}	I _S = 10 A, V _{GS} = 0 V		0.8	1.2	V		
Body Diode Reverse Recovery Time	t _{rr}			20	40	ns		
Body Diode Reverse Recovery Charge	Q _{rr}	L = 10 A dl/dt = 100 A/vs T = 05 °C		10	20	nC		
Reverse Recovery Fall Time	t _a	$I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$		11				
	+		—	1		ns		

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 % b. Guaranteed by design, not subject to production testing.




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage




Gate Charge



Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature

Vishay Siliconix


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Source-Drain Diode Forward Voltage


On-Resistance vs. Gate-to-Source Voltage





Threshold Voltage


Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Current Derating*

^{*} The power dissipation P_D is based on $T_{J(max.)}$ = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.


Vishay Siliconix



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient





Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?63233.



PowerPAK® ChipFET® Case Outline









Backside view of single pad






Side view of single Side view of dual



Detail Z



Backside view of dual pad

DIM.		MILLIMETERS			INCHES			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
Α	0.70	0.75	0.85	0.028	0.030	0.033		
A1	0	-	0.05	0	-	0.002		
b	0.25	0.30	0.35	0.010	0.012	0.014		
С	0.15	0.20	0.25	0.006	0.008	0.010		
D	2.92	3.00	3.08	0.115	0.118	0.121		
D1	1.75	1.87	2.00	0.069	0.074	0.079		
D2	1.07	1.20	1.32	0.042	0.047	0.052		
D3	0.20	0.25	0.30	0.008	0.010	0.012		
Е	1.82	1.90	1.98	0.072	0.075	0.078		
E1	1.38	1.50	1.63	0.054	0.059	0.064		
E2	0.92	1.05	1.17	0.036	0.041	0.046		
E3	0.45	0.50	0.55	0.018	0.020	0.022		
е		0.65 BSC		0.026 BSC				
Н	0.15	0.20	0.25	0.006	0.008	0.010		
K	0.25	-	-	0.010	-	-		
K1	0.30	-	-	0.012	-	-		
K2	0.20	-	-	0.008	-	-		
K3	0.20	-	-	0.008	-	-		
L	0.30	0.35	0.40	0.012	0.014	0.016		

DWG: 5940

Note


• Millimeters will govern

Revision: 21-Jul-14

Document Number: 73203



RECOMMENDED MINIMUM PADS FOR PowerPAK® ChipFET® Single



Recommended Minimum Pads Dimensions in mm/(Inches)

Return to Index

APPLICATION NOTE



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)

>>点击查看相关商品