


www.vishay.com

Vishay Siliconix

# **Dual N-Channel 30 V (D-S) MOSFET**



PRODUCT SUMMARY									
	CHANNEL-1	CHANNEL-2							
V <sub>DS</sub> (V)	30	30							
$R_{DS(on)}$ max. ( $\Omega$ ) at $V_{GS} = 10 \text{ V}$	0.0120	0.0064							
$R_{DS(on)}$ max. ( $\Omega$ ) at $V_{GS} = 4.5 \text{ V}$	0.0145	0.0083							
Q <sub>g</sub> typ. (nC)	6.8	21							
I <sub>D</sub> (A) <sup>a</sup>	16	16							
Configuration	Dual								

#### **FEATURES**

- TrenchFET® power MOSFET
- 100 % R<sub>g</sub> and UIS tested






ROHS COMPLIANT HALOGEN FREE

#### **APPLICATIONS**

- Notebook system power
- POL
- Synchronous buck converter



ORDERING INFORMATION	
Package	PowerPAIR 6 x 5
Lead (Pb)-free and halogen-free	SiZ902DT-T1-GE3

ABSOLUTE MAXIMUM RATIN	IGS (T <sub>A</sub> = 25 °C	C, unless othe	erwise noted)			
PARAMETER	SYMBOL	CHANNEL-1	CHANNEL-2	UNIT		
Drain-source voltage		V <sub>DS</sub>	30	30	V	
Gate-source voltage		$V_{GS}$	± 20	± 20	v	
	T <sub>C</sub> = 25 °C		16 <sup>a</sup>	16 a		
Operation and a superant (T. 150 °C)	T <sub>C</sub> = 70 °C	1	16 <sup>a</sup>	16 <sup>a</sup>		
Continuous drain current (T <sub>J</sub> = 150 °C)	T <sub>A</sub> = 25 °C	I <sub>D</sub>	14.3 b, c	16 <sup>a, b, c</sup>		
	T <sub>A</sub> = 70 °C		11.4 <sup>b, c</sup>	16 <sup>a, b, c</sup>		
Pulsed drain current (t = 300 μs)		I <sub>DM</sub>	50	80	A	
On attinuous and a distance of the second	T <sub>C</sub> = 25 °C		16 <sup>a</sup>	16 <sup>a</sup>		
Continuous source-drain diode current	T <sub>A</sub> = 25 °C	I <sub>S</sub>	3.4 b, c	4.1 b, c		
Single pulse avalanche current	1 0111	I <sub>AS</sub>	18	30		
Single pulse avalanche energy	L = 0.1 mH	E <sub>AS</sub>	16	45	mJ	
	T <sub>C</sub> = 25 °C		29	66		
Manian and a super discipation	T <sub>C</sub> = 70 °C		18	42	w	
Maximum power dissipation	T <sub>A</sub> = 25 °C	P <sub>D</sub>	4.2 b, c	5 b, c	VV	
	T <sub>A</sub> = 70 °C	1	2.7 <sup>b, c</sup>	3.2 b, c		
Operating junction and storage temperate	T <sub>J</sub> , T <sub>stg</sub>	-55 to	°C			
Soldering recommendations (peak temper		20				

THERMAL RESISTANCE RATINGS								
PARAMETER		SYMBOL	CHAN	INEL-1	CHAN	INEL-2	UNIT	
		STMBOL	TYP.	MAX.	TYP.	MAX.	UNII	
Maximum junction-to-ambient b, f	t ≤ 10 s	R <sub>thJA</sub>	24	30	20	25	°C/W	
Maximum junction-to-case (drain)	Steady state	R <sub>thJC</sub>	3.4	4.3	1.5	1.9	C/VV	

#### Notes

a. Package limited

S11-2380 Rev. B, 28-Nov-11

- b. Surface mounted on 1" x 1" FR4 board
- c. t = 10 s
- d. See solder profile (<a href="www.vishay.com/doc?73257">www.vishay.com/doc?73257</a>). The PowerPAIR is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components
- f. Maximum under steady state conditions is 65 °C/W for channel-1 and 57 °C/W for channel-2



www.vishay.com

# Vishay Siliconix

PARAMETER	AMETER SYMBOL TEST CONDITIONS				TYP.	MAX.	UNIT	
Static								
Drain agures breakdown voltage	V	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	Ch-1	30	-	-	V	
Drain-source breakdown voltage	$V_{DS}$	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	Ch-2	30	-	-	V	
V <sub>DS</sub> temperature coefficient	Δ\//T.		Ch-1	-	33	-		
VDS temperature coemicient	$\Delta V_{DS}/T_{J}$	I <sub>D</sub> = 250 μA	Ch-2	-	33	-	mV/°	
V <sub>GS(th)</sub> temperature coefficient	$\Delta V_{GS(th)}/T_J$	10 – 200 μΑ	Ch-1	-	-5	-	- 1110/ C	
VGS(th) temperature coefficient	ΔVGS(th)/ IJ		Ch-2	-	-4.6	-		
Gate-source threshold voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	Ch-1	1	-	2.2	V	
date source threshold voltage	V GS(th)	VDS - VGS, ID - 200 μΛ	Ch-2	1	-	2.2	٧	
Gate-source leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = +20 \text{ V}$	Ch-1	-	-	± 100	nA	
date source realities	IGSS	VDS = 0 V, VGS = 120 V	Ch-2	-	-	± 100	10.	
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-1	-	-	1		
Zero gate voltage drain current	I <sub>DSS</sub>	VDS = 30 V, VGS = 0 V	Ch-2	-	-	1	μA	
Zero gate voltage drain current	USS	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 \text{ °C}$	Ch-1	-	-	5	] μΑ	
		V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 0 V, 1J = 33 C	Ch-2	-	-	5		
On-state drain current <sup>b</sup>		$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-1	20	-	=.	А	
On-state drain current ~	I <sub>D(on)</sub>		Ch-2	20	-	-		
Drain-source on-state resistance <sup>b</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 13.8 A	Ch-1	-	0.0100	0.0120		
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A	Ch-2	-	0.0053	0.0064	Ω	
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 12.6 A	Ch-1	-	0.0120	0.0145		
		$V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$	Ch-2	-	0.0068	0.0083		
Farmer durate and h		V <sub>DS</sub> = 10 V, I <sub>D</sub> = 13.8 A	Ch-1	-	47	-		
Forward transconductance b	9 <sub>fs</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 20 A	Ch-2	-	63	-	S	
Dynamic <sup>a</sup>								
Input capacitance	C <sub>iss</sub>	Observed 4	Ch-1	-	790	-		
при сараспансе	Oiss	Channel-1 $V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-2	-	2600	-	1	
Output conscitance	)	VDS = 10 V, VGS = 0 V, 1 = 1 WHZ	Ch-1	-	190	-		
Output capacitance	C <sub>oss</sub>	Charral O	Ch-2	-	485	-	pF	
Reverse transfer capacitance	)	Channel-2 $V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-1	-	76	-		
Reverse transfer capacitance	C <sub>rss</sub>	103 10 1, 103 0 1, 1 111112	Ch-2	-	215	-	1	
		V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 13.8 A	Ch-1	-	14	21		
Total cotto discour		V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A	Ch-2	-	43	65		
Total gate charge	$Q_g$	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 13.8 \text{ A}$	Ch-1	-	6.8	11	-	
		$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$	Ch-2	-	21	32		
Gate-source charge	Q <sub>gs</sub>	Channel-1	Ch-1	-	2.6	-	nC	
		$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 13.8 \text{ A}$	Ch-2	-	8.1	-	1	
		Channel-2	Ch-1	-	1.9	-	1	
		$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$	Ch-2		6.5	-	1	
			Ch-1	0.4	2	-		
Gate resistance	$R_{g}$	f = 1 MHz	Ch-2	0.4	1.5	-	Ω	



www.vishay.com

# Vishay Siliconix


PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	N. TYP.	MAX.	UNIT
Dynamic <sup>a</sup>							
Turn-on delay time	+		Ch-1	-	15	30	
rum-on delay time	t <sub>d(on)</sub>	Channel-1	Ch-2	1	23	50	
Rise time	t <sub>r</sub>	$V_{DD}$ = 15 V, $R_L$ = 1.5 Ω, $I_D \cong 10$ A, $V_{GEN}$ = 4.5 V, $R_α$ = 1 Ω	Ch-1	-	12	20	
Tilde tille	٠r	D - ALIN - A g	Ch-2	-	20	40	
Turn-off delay time	t <sub>d(off)</sub>	Channel-2	Ch-1	-	20	40	_
Turn on dolay lime	<b>-</b> a(on)	$V_{DD} = 15 \text{ V}, R_{L} = 1.5 \Omega,$	Ch-2	-	35	70	
Fall time	t <sub>f</sub>	$I_D\cong 10$ A, $V_{GEN}=4.5$ V, $R_g=1~\Omega$	Ch-1	-	10	20	
	-1		Ch-2	-	10	20	ns
Turn-on delay time	t <sub>d(on)</sub>		Ch-1	-	10	20	
	-u(on)	Channel-1 $V_{DD} = 15 \text{ V}, R_{L} = 1.5 \Omega,$	Ch-2	-	22	25	
Rise time	t <sub>r</sub>	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_a = 1 \Omega$	Ch-1	-	12	20	
	-1	5 . 32.0	Ch-2	-	10	20	
Turn-off delay time	t <sub>d(off)</sub>	Channel-2	Ch-1	-	20	40	
Turn on delay time	-u(on)	$V_{DD} = 15 \text{ V}, R_L = 1.5 \Omega,$	Ch-2	-	35	70	
Fall time	t <sub>f</sub>	$I_D\cong 10$ A, $V_{GEN}=10$ V, $R_g=1~\Omega$	Ch-1	-	10	20	_
	·		Ch-2	-	10	20	
Drain-Source Body Diode Characteri	stics				ı		_
Continuous source-drain diode current	Is	T <sub>C</sub> = 25 °C	Ch-1	-	-	16	_
			Ch-2	-	-	16	Α
Pulse diode forward current <sup>a</sup>	I <sub>SM</sub>		Ch-1	-	-	50	
			Ch-2	-	-	80	
Body diode voltage	$V_{SD}$	$I_S = 10 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-1	-	0.85	1.2	V
			Ch-2	-	0.8	1.2	
Body diode reverse recovery time	t <sub>rr</sub>	Channel-1	Ch-1	-	20	40	ns
		I <sub>F</sub> = 10 A, di/dt = 100 A/μs,	Ch-2	-	25	50	
Body diode reverse recovery charge	$Q_{rr}$	T <sub>J</sub> = 25 °C	Ch-1	-	10	20	nC
			Ch-2	-	13	25	
Reverse recovery fall time	ta	Channel-2	Ch-1	-	11	-	-
	-	$I_F = 10 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	Ch-2	-	12	-	ns
Reverse recovery rise time	t <sub>b</sub>	T <sub>J</sub> = 25 °C	Ch-1	-	9	-	-
Tievelee recevery flee time	-		Ch-2	-	13	-	

#### Notes


- a. Guaranteed by design, not subject to production testing
- b. Pulse test; pulse width  $\leq 300~\mu s,~duty~cycle \leq 2~\%$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







#### **Output Characteristics**




On-Resistance vs. Drain Current






**Transfer Characteristics** 




Capacitance




On-Resistance vs. Junction Temperature







#### Source-Drain Diode Forward Voltage




**Threshold Voltage** 



On-Resistance vs. Gate-to-Source Voltage





Single Pulse Power



Safe Operating Area, Junction-to-Ambient








Power, Junction-to-Case


#### Note

a. The power dissipation P<sub>D</sub> is based on T<sub>J</sub> max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit






Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case







#### **Output Characteristics**




On-Resistance vs. Drain Current






**Transfer Characteristics** 




Capacitance




On-Resistance vs. Junction Temperature







#### Source-Drain Diode Forward Voltage




**Threshold Voltage** 



On-Resistance vs. Gate-to-Source Voltage





Single Pulse Power



Safe Operating Area, Junction-to-Ambient








Power, Junction-to-Case


#### Note

a. The power dissipation P<sub>D</sub> is based on T<sub>J</sub> max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit





Normalized Thermal Transient Impedance, Junction-to-Ambient





Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?63465">www.vishay.com/ppg?63465</a>.



# PowerPAIR® 6 x 5 Case Outline








		MILLIMETERS					
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.80	0.028	0.030	0.032	
A1	0.00	-	0.10	0.000	-	0.004	
A3	0.15	0.20	0.25	0.006	0.007	0.009	
b	0.43	0.51	0.61	0.017	0.020	0.024	
b1		0.25 BSC			0.010 BSC		
D	4.90	5.00	5.10	0.192	0.196	0.200	
D1	3.75	3.80	3.85	0.148	0.150	0.152	
E	5.90	6.00	6.10	0.232	0.236	0.240	
E1 Option AA (for W/B)	2.62	2.67	2.72	0.103	0.105	0.107	
E1 Option AB (for BWL)	2.42	2.47	2.52	0.095	0.097	0.099	
E2	0.87	0.92	0.97	0.034	0.036	0.038	
е		1.27 BSC			0.050 BSC		
K Option AA (for W/B)		0.45 typ.			0.018 typ.		
K Option AB (for BWL)		0.65 typ.			0.025 typ.		
K1	0.66 typ.			0.025 typ.			
L	0.33	0.43	0.53	0.013	0.017	0.020	
L3	0.23 BSC			0.009 BSC			
Z		0.34 BSC		0.013 BSC			
Z ECN: T14-0782-Rev. C, 22-Dec- DWG: 6005	<u> </u> -14	0.34 BSC			0.013 BSC		

Revision: 22-Dec-14 1 Document Number: 63656



# Recommended Minimum PAD for PowerPAIR® 6 x 5



Dimensions in millimeters (inch)

### Note

• Linear dimensions are in black, the same information is provided in ordinate dimensions which are in blue.



Vishay

# **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

# 单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)