## P-Channel Enhancement-Mode MOSFET Transistors

## **Product Summary**

Part Number	V <sub>(BR)DSS</sub> Min (V)	V <sub>GS(th)</sub> (V)	$r_{ extbf{DS(on)}} \operatorname{Max} \ (\Omega)$	I <sub>D(on)</sub> Min (mA)	C <sub>rss</sub> Max (pF)	t <sub>ON</sub> Typ (ns)
3N163	-40	−2 to −5	250	-5	0.7	18
3N164	-30	−2 to −5	300	-3	0.7	18

### **Features**

#### • Ultra-Low Input Leakage: 0.02 pA Typ. • High Input Impedance Isolation

- High Gate Breakdown Voltage: ± 125 V
   Minimize Handling ESD Problems
- Normally Off

## **Benefits**

- High Off Isolation without Power


# **Applications**

- Ultra-High Input Impedance Amplifier
- Smoke Detectors
- Electrometers
- Analog Switching
- Digital Switching

## **Description**

The 3N163/164 are lateral p-channel MOSFETs designed for analog switch and preamplifier applications where high speed and low parasitic capacitances are required.

The hermetic TO-206AF package is compatible with military processing per military standards (see Military information).



# Absolute Maximum Ratings ( $T_A = 25^{\circ}C$ Unless Otherwise Noted)

Drain-Source Voltage Gate-Source Voltage		Storage Temperature
Continuous Drain Current		Notes:
	rom case for 10 seconds) 300°C	

Updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #70228.

**Siliconix** 

1

# **Specifications**<sup>a</sup>

					Limits				
					3N163		3N164		
Parameter	Parameter Symbol Test Conditions		litions	Typb	Min	Max	Min	Max	Unit
Static				•	•	•	•	•	
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$I_D = -10 \mu A, V_{DS} = 0 V$		-70	-40		-30		v
Source-Drain Breakdown Voltage	V <sub>(BR)SDS</sub>	$I_S = -10 \mu A, V_{GD} = V_{BD} = 0 V$		-70	-40		-30		
Gate-Threshold Voltage	V <sub>GS(th)</sub>	$I_D = -10 \ \mu A, \ V_{GS} = V_{DS}$		-2.5	-2	-5	-2	-5	
Gate-Source Voltage	$V_{GS}$	$I_D = -0.5 \text{ mA}, V_{DS} = -15 \text{ V}$		-3.5	-3	-6.5	-2.5	-6.5	
	$I_{GSS}$	$V_{GS} = -40 \text{ V}, V_{DS} = 0 \text{ V}$		<-1		-10			$\Box$
			$T_A = 125^{\circ}C^d$	-1					pА
Gate-Body Leakage		$V_{GS} = -30 \text{ V},$	$V_{DS} = 0 V$	<-1				-10	
			$T_A = 125^{\circ}C^d$	-1					
	I <sub>DSS</sub>	$V_{DS} = -15 \text{ V},$	$V_{GS} = 0 V$	-8		-200		-400	1
Zero-Gate Voltage Drain Current			$T_A = 125^{\circ}C^d$	-20					nA
	$I_{\mathrm{SDS}}$	$V_{GD} = V_{BD} = 0 \text{ V}, V_{SD} = -20 \text{ V}$		-10		-400		-800	pA
Zero-Gate Voltage Source Current			$T_A = 125^{\circ}C^d$	-25					nA
On-State Drain Current <sup>c</sup>	I <sub>D(on)</sub>	$V_{DS} = -15 \text{ V}, V_{GS} = -10 \text{ V}$		-10	-5	-30	-3	-30	mA
	r <sub>DS(on)</sub>	$V_{GS} = -20 \text{ V}, I_{D}$	$\mu = -100  \mu A$	180		250		300	Ω
Drain-Source On-Resistance			$T_A = 125^{\circ}C^d$	270					
Dynamic									
Forward Transconductance <sup>c</sup>	gfs	$V_{DS} = -15 \text{ V}, I_D = -10 \text{ mA}$ f = 1 kHz		2.7	2	4	1	4	mS
Common-Source Output Conductance <sup>c</sup>	gos			150		250		250	μS
Input Capacitance	t Capacitance C <sub>iss</sub>			2.4		3.5		3.5	
Output Capacitance	$C_{oss}$	$V_{DS} = -15 \text{ V}, I_D = -10 \text{ mA}$ f = 1  MHz		2.5		3		3	pF
Reverse Transfer Capacitance			0.5		0.7		0.7	1	
Switchinge				•	•	•	•	•	
There On There	t <sub>d(on)</sub>	$V_{\rm DD} = -15 \text{ V}, R_{\rm L} = 1500 \ \Omega$ $I_{\rm D} \cong -10 \text{ mA}, V_{\rm GEN} = -12 \text{ V}$ $R_{\rm G} = 50 \ \Omega$		5		12		12	ns
Turn-On Time	t <sub>r</sub>			13		24		24	
Turn-Off Time	$t_{ m d(off)}$			25		50		50	


MRA

- a. T<sub>A</sub> = 25°C unless otherwise noted.
  b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
  c. Pulse test: PW ≤ 300 µs duty cycle ≤ 3%.


- d. This parameter not registered with JEDEC.
  e. Switching time is essentially independent of operating temperature.

2 **Siliconix** 


# **Typical Characteristics**









V<sub>DS</sub> – Drain-Source Voltage (V)






 $V_{GS}-Gate\text{-}Source\ Voltage\ (V)$ 

# Common-Source Forward Transconductance vs. Drain Current





I<sub>D</sub> - Drain Current (mA)





V<sub>GS</sub> – Gate-Source Voltage (V)

# **Typical Characteristics (Cont'd)**










# **Switching Time Test Circuit**

4



**Siliconix** P-37404—Rev. D, 04-Jul-94



Vishay

#### **Disclaimer**

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000
Revision: 18-Jul-08
www.vishay.com

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)