

# 2.5 $\Omega$ , High Bandwidth, Dual SPDT Analog Switch

### **DESCRIPTION**

The DG2032E is a low-voltage dual single-pole / double-throw monolithic CMOS analog switch. Designed to operate from 1.8 V to 5.5 V power supply, the DG2032E achieves a bandwidth of 221 MHz while providing low on-resistance (2.5  $\Omega$ ), excellent on-resistance matching (0.3  $\Omega$ ) and flatness (1  $\Omega$ ) over the entire signal range.

The DG2032E offers the advantage of high linearity that reduces signal distortion, making ideal for audio, video, and USB signal routing applications.

Built on Vishay Siliconix's proprietary sub-micron high-density process, the DG2032E brings low power consumption at the same time as reduces PCB spacing with the QFN12 package.

As a committed partner to the community and the environment, Vishay Siliconix manufactures this product with the lead (Pb)-free device terminations. The QFN12 package has a nickel-palladium-gold device termination and is represented by the lead (Pb)-free "-GE4" suffix. The nickel-palladium-gold device terminations meet all JEDEC® standards for reflow and MSL ratings.

### **FEATURES**

- 1.8 V to 5.5 V single supply operation
- Low R<sub>ON</sub>: 2.5 Ω at 4.5 V
- 221 MHz, -3 dB bandwidth
- Low off-isolation, -58 dB at 1 MHz
- +1.6 V logic compatible
- Material categorization: for definitions of compliance please see <a href="https://www.vishav.com/doc?99912"><u>www.vishav.com/doc?99912</u></a>


#### **BENEFITS**

- · High linearity
- Low power consumption
- High bandwidth
- Full rail signal swing range

#### **APPLICATIONS**

- USB / UART signal switching
- · Audio / video switching
- Cellular phone
- Media players
- Modems
- · Hard drives
- PCMCIA

### **FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION**



TRUTH TABLE							
LOGIC	NC1 AND NC2	NO1 AND NO2					
0	ON	OFF					
1	OFF	ON					

ORDERING INFORMATION								
TEMP. RANGE	PACKAGE	PART NUMBER						
-40 °C to +85 °C	12-Pin QFN (3 mm x 3 mm)	DG2032EDN-T1-GE4						

ABSOLUTE MAXIMUM RATINGS							
PARAMETER	LIMIT	UNIT					
Reference to GND	·						
V+		-0.3 to +6	V				
IN, COM, NC, NO a	-0.3 to (V+ + 0.3)	v					
Continuous current (any terminal)	± 50	mA					
Peak current (pulsed at 1 ms, 10 % duty	± 200	- IIIA					
Storage temperature (D suffix)		-65 to +150	°C				
Power dissipation (packages) b	12-Pin QFN (3 mm x 3 mm) <sup>c</sup>	1295	mW				
ESD / HBM	EIA / JESD22-A114-A	7.5k	V				
ESD / CDM	EIA / JESD22-C101-A	1.5k					
Latch up	JESD78	300	mA				

#### Notes

- a. Signals on NC, NO, or COM or IN exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings
- b. All leads welded or soldered to PC board
- c. Derate 4 mW/°C above 70 °C



# Vishay Siliconix

SPECIFICATIONS (V+ = 3 V)									
PARAMETER	SYMBOL	TEST CONDITIONS OTHERWISE UNLESS SPECIFIED		TEMP.	LIMITS -40 °C to +85 °C			UNIT	
	$V+ = 3 V, \pm 10 \%, V_{INL} = 0.5 V, V_{INH} = 1.5 V$		<sub>1</sub> = 1.5 V <sup>e</sup>		MIN. c	TYP. b	MAX. c		
Analog Switch									
Analog signal range <sup>d</sup>	$V_{ANALOG}$			Full	0	-	V+	٧	
		V+ = 1.8 V, V <sub>NC/NO</sub> = 0.4 V / V+, I <sub>NC/NO</sub> = 8 mA		Room	-	7	11		
Drain-source on-resistance	R <sub>DS(on)</sub>			Full	-	-	13		
Brain coares en recicianes	1 1DS(0H)	$V+ = 2.7 \text{ V}, V_{COM} = 0.8 \text{ V} / 1.8 \text{ V}, I_{COM} = 10 \text{ mA}$		Room	-	4.6	5.5		
				Full	-	=	6.5	Ω	
On-resistance matching	$\Delta R_{DS(on)}$			Room	-	0.02	0.3	32	
on resistance matering	△1 1DS(on)	$V+ = 2.7 \text{ V}, V_{COM} = 0.8 \text{ V} / 1.4 \text{ V}$	/ 1.8 V,	Full	-	-	0.6		
On-resistance flatness d, f	R <sub>flat(on)</sub>	I <sub>COM</sub> = 10 mA		Room	-	0.62	1		
On resistance natness	' flat(on)			Full	-	-	1.5		
Off leakage current <sup>g</sup>	L	$V+ = 3.6 \text{ V}, V_{NC/NO} = 1 \text{ V} / 3.2$	2 V,	Room	-1	0.01	1		
On leakage current •	I <sub>NC/NO(off)</sub>	$V_{COM} = 3.2 \text{ V} / 1 \text{ V}$		Full	-5	-	5	nA	
Channel-on leakage	1	V <sub>1</sub> = 2.2 V <sub>1</sub> V <sub>2</sub> = V <sub>1</sub> = 1 V <sub>2</sub>	/32V	Room	-1	0.01	1	IIA	
current <sup>g</sup>	I <sub>COM(on)</sub>	$V+ = 3.3 \text{ V}, V_{COM} = V_{NC/NO} = 1 \text{ V} / 3.2 \text{ V}$		Full	-5	-	5		
Digital Control									
Input current <sup>d</sup>	I <sub>INL</sub> or I <sub>INH</sub>			Full	-1	-	1	μΑ	
Input high voltage <sup>d</sup>	V <sub>INH</sub>			Full	1.5	-	-	- V	
Input low voltage <sup>d</sup>	V <sub>INL</sub>			Full	-	-	0.4		
Digital input capacitance d	C <sub>IN</sub>			Room	-	3	-	pF	
Dynamic Characteristics									
T				Room	-	19	45		
Turn-on time	t <sub>OFF</sub>			Full	-	-	50		
T a # 4:				Room	-	9	35		
Turn-off time		$V_{NC/NO} = 3 \text{ V}, C_L = 35 \text{ pF}, R_L = 3$	300 12	Full	-	-	45	ns	
Donal Jackson and a Road		1		Room	4	11	-	1	
Break-before-make time <sup>d</sup>	t <sub>BBM</sub>			Full	3	-	-		
Charge injection <sup>d</sup>	Q <sub>INJ</sub>	C <sub>L</sub> = 1 nF, V <sub>gen</sub> = 1.5 V, R <sub>gen</sub> =	: 0 Ω	Room	-	-9	-	рС	
Bandwidth <sup>d</sup>	BW	C <sub>L</sub> = 5 pF (set up capacitano		Room	-	226	-	MHz	
Office delice of	OIDD	f	= 1 MHz	Room	-	-55	-		
Off-isolation d	OIRR	$R_L = 50 \Omega, C_L = 5 pF$	= 10 MHz	Room	-	-42	-	.15	
Q1 1. 1		5 50 0 5 5 f	= 1 MHz	Room	-	-61	-	dB	
Channel-to-channel crosstalk <sup>d</sup>	X <sub>TALK</sub>	$B_1 = 50 \Omega \Omega_2 = 5 \text{ pF}$	= 10 MHz	Room	-	-44	-	1	
NO NO Ware to d	C <sub>NO(off)</sub>	V+ = 2.7 V, f = 1 MHz		Room	-	7	-		
NO, NC off capacitance d	C <sub>NC(off)</sub>			Room	-	7	-	pF	
	C <sub>NO(on)</sub>			Room	-	23	-		
Channel-on capacitance d	C <sub>NC(on)</sub>			Room	-	23	-		
Power Supply	- ()								
Power supply range	V+	2.7			-	3.3	V		
Power supply current d	I+	V+ = 2.7 V, V <sub>IN</sub> = 0 V or 2.7 V		Full	-	-	1	μA	
		v 2.1 v, v  N - 0 v 01 2.1 V				l	l		

#### Notes

- a. Room = 25 °C, Full = as determined by the operating suffix
- b. Typical values are for design aid only, not guaranteed nor subject to production testing
- c. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this datasheet
- d. Guarantee by design, not subjected to production test
- e. V<sub>IN</sub> = input voltage to perform proper function
- f. Difference of min. and max. values
- g. Guaranteed by 5 V testing



# Vishay Siliconix

PARAMETER	SYMBOL	TEST CONDITIONS OTHERWISE UNLESS SPECIFIED V+ = 5 V, $\pm$ 10 %, $V_{INL}$ = 0.5 V, $V_{INH}$ = 2 V $^{\rm e}$		TEMP.	LIMITS -40 °C to +85 °C			UNIT
				a	MIN. c	TYP. b	MAX. c	
Analog Switch		•						
Analog signal range d	$V_{ANALOG}$			Full	0	-	V+	V
Drain-source on-resistance	_	$V+ = 4.5 \text{ V}, V_{COM} = 0.8 \text{ V} / 3.5 \text{ V}; I_{COM} = 10 \text{ mA}$		Room	-	2.5	3.1	
Drain source on resistance	R <sub>DS(on)</sub>	V+ = 4.5 V, VCOM = 0.0 V / 0.5 V, IC	OM - 10 IIIA	Full	-	-	4	
On-resistance matching	$\Delta R_{DS(on)}$			Room	-	0.01	0.4	Ω
		$V+ = 4.5 \text{ V}, V_{COM} = 0.8 \text{ V} / 2.5 \text{ V} / 3.5 \text{ V},$		Full	-	-	0.6	
On-resistance flatness d, f	R <sub>flat(on)</sub>	$I_{COM} = 10 \text{ mA}$		Room	-	0.61	1	
	nation			Full	-	-	1.5	
Off leakage current <sup>g</sup>	I <sub>NC/NO(off)</sub>	$V_{+} = 5.5 \text{ V}, V_{NC/NO} = 1 \text{ V} / 4.5 \text{ V} /$	4.5 V,	Room	-2	0.15	2	
		$V_{COM} = 4.5 \text{ V} / 1 \text{ V}$		Full	-10	-	10	nA
Channel-on leakage current <sup>g</sup>	I <sub>COM(on)</sub>	$V+ = 5.5 V, V_{COM} = V_{NC/NO} = 1$	V / 4.5 V	Room	-2	0.20	2	1
		V 244 554 NOA	10	Full	-10	-	10	
Davies davis la dia ca d		$V+ = 0 V, V_{COM} = 5.5 V, NC/N$		Full	-	0.01	5	μA
Power down leakage <sup>d</sup>	I <sub>PD</sub>	$V+=0$ V, $V_{NC/NO}=5.5$ V, $COM$ , open		Full	-	0.01	3	mA
Digital Control								
Input current <sup>d</sup>	I <sub>INL</sub> or I <sub>INH</sub>			Full	-1	-	1	μΑ
Input high voltage <sup>d</sup>	$V_{INH}$			Full	2	-	-	V
Input low voltage <sup>d</sup>	V <sub>INL</sub>			Full		-	0.5	·
Digital input capacitance d	C <sub>IN</sub>			Room	-	3	-	pF
Dynamic Characteristics					T		T	
Turn-on time	t <sub>ON</sub>			Room	-	13	40	
	-014			Full	-	-	43	
Turn-off time	t <sub>OFF</sub>	$V_{NC/NO} = 3 \text{ V}, C_L = 35 \text{ pF}, R_L = 300 \Omega$		Room	-	7	33	ns
				Full	-	-	35	
Break-before-make time d	t <sub>BBM</sub>			Room	3	6	-	
				Full	2	-	-	
Propagation delay d	tpd	V+ = 5 V, no R <sub>L</sub>	•	Room	-	380	-	ps
Charge injection d	Q <sub>INJ</sub>	$C_L = 1 \text{ nF}, V_{gen} = 2.5 \text{ V}, R_{gen}$		Room	-	-19.4	-	pC
Bandwidth <sup>d</sup>	BW	C <sub>L</sub> = 5 pF (set up capacita		Room	-	221	-	MHz
Off-isolation d	OIRR	$R_L = 50 \Omega$ , $C_L = 5 pF$	f = 1 MHz	Room	-	-58	-	-
			f = 10 MHz	Room	-	-43	-	dB
Channel-to-channel crosstalk d	X <sub>TALK</sub>	$R_L = 50 \Omega$ , $C_L = 5 pF$	f = 1 MHz	Room	-	-62	-	-
CIUSSIAIN -		f = 10 MHz		Room	-	-47	-	-
NO, NC off capacitance d	C <sub>NO(off)</sub>			Room	-	7	-	-
	C <sub>NC(off)</sub>	V+ = 5 V, f = 1 MHz		Room	-	7	-	pF
Channel-on capacitance d	C <sub>NO(on)</sub>			Room	-	23 23	-	1
Power Supply	C <sub>NC(on)</sub>			Room	_	23		
Power supply range	V+				4.5	l -	5.5	V
Power supply current d	I+	V+ - 5 5 V V 0 V or 5	5 V	Full	4.5	-	1	μA
i ower supply current	IΤ	$V+ = 5.5 \text{ V}, V_{IN} = 0 \text{ V or } 5.5 \text{ V}$		i uli	_		'	μA


#### Notes

- a. Room = 25  $^{\circ}$ C, Full = as determined by the operating suffix
- b. Typical values are for design aid only, not guaranteed nor subject to production testing
- c. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this datasheet
- d. Guarantee by design, not subjected to production test
- e.  $V_{IN}$  = input voltage to perform proper function
- f. Difference of min. and max. values
- g. Guaranteed by 5 V testing


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




## **TYPICAL CHARACTERISTICS** (T<sub>A</sub> = 25 °C, unless otherwise noted)




R<sub>ON</sub> vs. V<sub>COM</sub> and Single Supply Voltage




Supply Current vs. Temperature




R<sub>ON</sub> vs. Analog Voltage and Temperature



Positive Supply Current vs. Switching Frequency




R<sub>ON</sub> vs. Analog Voltage and Temperature




Switching Time vs. Temperature




## **TYPICAL CHARACTERISTICS** (T<sub>A</sub> = 25 °C, unless otherwise noted)




Switching Time vs. Temperature




Leakage Current vs. Temperature




Switching Threshold vs. Supply Voltage



Leakage Current vs. Temperature



Charge Injection vs. Source Voltage




Leakage Current vs. Analog Voltage

 $0.9 \times V_{OUT}$ 



## **TYPICAL CHARACTERISTICS** (T<sub>A</sub> = 25 °C, unless otherwise noted)



Loss, OIRR, X<sub>TALK</sub> vs. Frequency

#### **TEST CIRCUITS**




Fig. 1 - Switching Time






Fig. 2 - Break-Before-Make Interval




### **TEST CIRCUITS**





IN depends on switch configuration: input polarity determined by sense of switch.

Fig. 3 - Charge Injection






Fig. 4 - Off-Isolation

Fig. 5 - Channel Off / On Capacitance






Fig. 6 - Source / Drain Power Down Leakage

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg278604">www.vishay.com/ppg278604</a>.



## QFN-12 LEAD (3 X 3)





### NOTES:

- 1. All dimensions are in millimeters.
- 2. N is the total number of terminals.

3.

Dimension b applies to metallized terminal and is measured between 0.25 and 0.30 mm from terminal tip.  $\,$ 

4

Coplanarity applies to the exposed heat sink slug as well as the terminal.

The pin #1 identifier may be either a mold or marked feature, it must be located within the zone iindicated.

	MI	LLIMETE	RS					
Dim	Min	Nom	Max	Min	Nom	Max		
Α	0.80	0.90	1.00	0.032	0.035	0.039		
b	0.18	0.23	0.30	0.007 0.009		0.012		
D	3.00 BSC				0.118 BSC			
D2	1.00	1.15	1.25	0.039	0.045	0.049		
Е		3.00 BSC		0.118 BSC				
E2	1.00 1.15 1.25			0.039	0.045	0.049		
е		0.50 BSC		0.02 BSC				
L	0.45	0.45 0.55 0.65 0.018 0.022 0.02						
AA	0.435 0.017							
BB								
CC		0.18		0.007				
DD	0.18 0.007							
ECN: C-03092—Rev. A, 14-Apr-03 DWG: 5898								

Document Number: 72209

14-Apr-03

www.vishay.com



Vishay

# **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

# 单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)