


## **Power MOSFET**

PRODUCT SUMMARY				
V <sub>DS</sub> (V)	500			
$R_{DS(on)}\left(\Omega\right)$	V <sub>GS</sub> = 10 V 0.40			
Q <sub>g</sub> (Max.) (nC)	64			
Q <sub>gs</sub> (nC)	16			
Q <sub>gd</sub> (nC)	26			
Configuration	Single			



### **FEATURES**

 $\bullet$  Low Gate Charge  $\mathsf{Q}_g$  Results in Simple Drive Requirement



- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- RoHS\*
- Fully Characterized Capacitance and Avalanche Voltage and Current
- Effective Coss Specified
- Lead (Pb)-free Available

### **APPLICATIONS**

- Switch Mode Power Supply (SMPS)
- Uninterruptable Power Supply
- · High Speed Power Switching

#### **TYPICAL SMPS TOPOLOGIES**

- Two Transistor Forward
- Half Bridge, Full Bridge
- PFC Boost

ORDERING INFORMATION	
Package	TO-247
Lead (Pb)-free	IRFP450APbF
Lead (PD)-iree	SiHFP450A-E3
SnPb	IRFP450A
SHED	SiHFP450A

ABSOLUTE MAXIMUM RATINGS T	$_{\rm C}$ = 25 °C, unless otherw	vise noted		
PARAMETER		SYMBOL	LIMIT	UNIT
Drain-Source Voltage		$V_{DS}$	500	V
Gate-Source Voltage		$V_{GS}$	± 30	7 v
Continuous Drain Current	$V_{GS}$ at 10 V $T_{C} = 25 ^{\circ}C$ $T_{C} = 100 ^{\circ}C$		14	
Continuous Diam Current	$V_{GS}$ at 10 $V_{CS}$ $T_{C} = 100 ^{\circ}C$	I <sub>D</sub>	8.7	Α
Pulsed Drain Current <sup>a</sup>		I <sub>DM</sub>	56	
Linear Derating Factor		1.5	W/°C	
Single Pulse Avalanche Energy <sup>b</sup>	E <sub>AS</sub>	760	mJ	
Repetitive Avalanche Currenta		I <sub>AR</sub>	14	Α
Repetitive Avalanche Energy <sup>a</sup>		E <sub>AR</sub>	19	mJ
Maximum Power Dissipation	T <sub>C</sub> = 25 °C	$P_{D}$	190	W
Peak Diode Recovery dV/dt <sup>c</sup>		dV/dt	4.1	V/ns
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature)	for 10 s		300 <sup>d</sup>	7
Mounting Torque	6-32 or M3 screw		10	lbf ⋅ in
Woulding Forque	0-32 of M3 screw		1.1	N⋅m

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Starting  $T_J$  = 25 °C, L = 7.8 mH,  $R_G$  = 25  $\Omega,\,I_{AS}$  = 14 A (see fig. 12).
- c.  $I_{SD} \leq$  14 A,  $dI/dt \leq$  130 A/µs,  $V_{DD} \leq V_{DS}, \, T_J \leq$  150 °C.
- d. 1.6 mm from case.

<sup>\*</sup> Pb containing terminations are not RoHS compliant, exemptions may apply



THERMAL RESISTANCE RATINGS				
PARAMETER SYMBOL TYP. MAX. UNIT				
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-	40	
Case-to-Sink, Flat, Greased Surface	R <sub>thCS</sub>	0.24	-	°C/W
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	-	0.65	

PARAMETER	SYMBOL	vise noted	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static	STWBOL	IESI	CONDITIONS	IVIIIV.	ITP.	WAX.	ONIT
		1 1/ 0	V I 050 · A	500	1		
Drain-Source Breakdown Voltage	V <sub>DS</sub>		V, I <sub>D</sub> = 250 μA	500	-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$		to 25 °C, I <sub>D</sub> = 1 mA	-	0.58	-	V/°C
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>		<sub>GS</sub> , I <sub>D</sub> = 250 μA	2.0	-	4.0	V
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>G</sub>	S = ± 30 V	-	-	± 100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = 50$	00 V, V <sub>GS</sub> = 0 V	-	-	25	μΑ
Zoro dato Voltago Brain Garront	.099	$V_{DS} = 400 \text{ V}, \text{ V}$	$V_{GS} = 0 \text{ V}, T_{J} = 125 ^{\circ}\text{C}$	-	-	250	μ,
Drain-Source On-State Resistance	$R_{DS(on)}$	V <sub>GS</sub> = 10 V	$I_D = 8.4 \text{ Ab}$	-	-	0.40	Ω
Forward Transconductance	9 <sub>fs</sub>	V <sub>DS</sub> = 5	$0 \text{ V}, \text{ I}_{\text{D}} = 8.4 \text{ A}^{\text{b}}$	7.8	-	-	S
Dynamic							
Input Capacitance	C <sub>iss</sub>	V	<sub>GS</sub> = 0 V,	-	2038	-	
Output Capacitance	C <sub>oss</sub>	V	os = 25 V,	-	307	-	
Reverse Transfer Capacitance	C <sub>rss</sub>	f = 1.0	f = 1.0  MHz, see fig. 5 $V_{GS} = 0 \text{ V}$ ; $V_{DS} = 1.0 \text{ V}$ , $f = 1.0 \text{ MHz}$ $V_{GS} = 0 \text{ V}$ ; $V_{DS} = 400 \text{ V}$ , $f = 1.0 \text{ MHz}$		10	-	- pF
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V; V <sub>DS</sub>			2859		
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V; V <sub>DS</sub>			81		
Effective Output Capacitance	C <sub>oss</sub> eff.	V <sub>GS</sub> = 0 V; V <sub>DS</sub> = 0 V to 400 V <sup>c</sup>			96		
Total Gate Charge	Qg			-	-	64	
Gate-Source Charge	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V	$I_D = 14 \text{ A}, V_{DS} = 400 \text{ V},$ see fig. 6 and 13 <sup>b</sup>	-	-	16	nC
Gate-Drain Charge	Q <sub>gd</sub>	1	see lig. o and 15	-	-	26	
Turn-On Delay Time	t <sub>d(on)</sub>			-	15	-	
Rise Time	t <sub>r</sub>	, , ,	50 V I 44 A	-	36	-	-
Turn-Off Delay Time	t <sub>d(off)</sub>		$50 \text{ V, I}_D = 14 \text{ A,}$ $D = 17 \Omega$ , see fig. $10^{\text{b}}$	-	35	-	ns ns
Fall Time	t <sub>f</sub>	1		-	29	-	
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	14	
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>			-	-	56	A
Body Diode Voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C, I <sub>5</sub>	T <sub>J</sub> = 25 °C, I <sub>S</sub> = 14 A, V <sub>GS</sub> = 0 V <sup>b</sup>		-	1.4	٧
Body Diode Reverse Recovery Time	t <sub>rr</sub>	T 0-00	, , , , , , , ,		487	731	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	$T_J = 25  ^{\circ}\text{C}, I_F = 14  \text{A}, dI/dt = 100  \text{A}/\mu \text{s}^{\text{b}}$		-	3.9	5.8	μC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S$ ar		v I e and	[ <sup>[</sup> ]		

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width  $\leq$  300  $\mu$ s; duty cycle  $\leq$  2 %. c.  $C_{oss}$  eff. is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80 %  $V_{DS}$ .



### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area








Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms







Fig. 12c - Maximum Avalanche Energy vs. Drain Current



640

Fig. 12d - Typical Drain-to-Source Voltage vs.
Avalanche Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit

www.vishay.com
Document Number: 91230
S-81271-Rev. A, 16-Jun-08



### Peak Diode Recovery dV/dt Test Circuit





\*  $V_{GS} = 5 V$  for logic level devices

Fig. 14 - For N-Channel


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91230.

Document Number: 91230 S-81271-Rev. A, 16-Jun-08




# **TO-247AC (High Voltage)**

### **VERSION 1: FACILITY CODE = 9**







Section C--C,D--D,E--E

	MILLIN	IETERS	
DIM.	MIN.	MAX.	NOTES
Α	4.83	5.21	
A1	2.29	2.55	
A2	1.50	2.49	
b	1.12	1.33	
b1	1.12	1.28	
b2	1.91	2.39	6
b3	1.91	2.34	
b4	2.87	3.22	6, 8
b5	2.87	3.18	
С	0.55	0.69	6
c1	0.55	0.65	
D	20.40	20.70	4

	MILLIN		
DIM.	MIN.	MAX.	NOTES
D1	16.25	16.85	5
D2	0.56	0.76	
E	15.50	15.87	4
E1	13.46	14.16	5
E2	4.52	5.49	3
е	5.44	5.44 BSC	
L	14.90	15.40	
L1	3.96	4.16	6
ØР	3.56	3.65	7
Ø P1	7.19		
Q	5.31	5.69	
S	5.54	5.74	

- (1) Package reference: JEDEC TO247, variation AC
- (2) All dimensions are in mm
- (3) Slot required, notch may be rounded
- (4) Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm per side. These dimensions are measured at the outermost extremes of the plastic body
- (5) Thermal pad contour optional with dimensions D1 and E1
- (6) Lead finish uncontrolled in L1
- (7) Ø P to have a maximum draft angle of 1.5° to the top of the part with a maximum hole diameter of 3.91 mm
- (8) Dimension b2 and b4 does not include dambar protrusion. Allowable dambar protrusion shall be 0.1 mm total in excess of b2 and b4 dimension at maximum material condition

www.vishay.com

Vishay Siliconix

### **VERSION 2: FACILITY CODE = Y**



	MILLIN		
DIM.	MIN.	MAX.	NOTES
Α	4.58	5.31	
A1	2.21	2.59	
A2	1.17	2.49	
b	0.99	1.40	
b1	0.99	1.35	
b2	1.53	2.39	
b3	1.65	2.37	
b4	2.42	3.43	
b5	2.59	3.38	
С	0.38	0.86	
c1	0.38	0.76	
D	19.71	20.82	
D1	13.08	-	

	MILLIN		
DIM.	MIN.	MAX.	NOTES
D2	0.51	1.30	
E	15.29	15.87	
E1	13.72	-	
е	5.46	BSC	
Øk	0.2	254	
L	14.20	16.25	
L1	3.71	4.29	
ØΡ	3.51	3.66	
Ø P1	-	7.39	
Q	5.31	5.69	
R	4.52	5.49	
S	5.51	BSC	
	•		

ECN: E19-0614-Rev. E, 25-Nov-2019

DWG: 5971

- (1) Dimensioning and tolerancing per ASME Y14.5M-1994
- (2) Contour of slot optional
- (3) Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outermost extremes of the plastic body
- (4) Thermal pad contour optional with dimensions D1 and E1
- (5) Lead finish uncontrolled in L1
- (6) Ø P to have a maximum draft angle of 1.5 to the top of the part with a maximum hole diameter of 3.91 mm (0.154")
- (7) Outline conforms to JEDEC outline TO-247 with exception of dimension c
- (8) Xian and Mingxin actually photo



Vishay

### **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)