# Si5936DU

RoHS

COMPLIANT


HALOGEN

FREE

www.vishay.com

Vishay Siliconix

# Dual N-Channel 30 V (D-S) MOSFET




### Marking code: CF

PRODUCT SUMMARY			
V <sub>DS</sub> (V)	30		
$R_{DS(on)}$ max. ( $\Omega$ ) at $V_{GS}$ = 10 V	0.030		
$R_{DS(on)}$ max. ( $\Omega$ ) at $V_GS$ = 4.5 V	0.040		
Q <sub>g</sub> typ. (nC)	3.5		
I <sub>D</sub> (A) <sup>a</sup>	6		
Configuration	Dual		

## **FEATURES**

- TrenchFET<sup>®</sup> power MOSFET
- Thermally enhanced PowerPAK<sup>®</sup> ChipFET<sup>®</sup> package
- Small footprint area
- Low on-resistance
- Thin 0.8 mm profile
- 100 % R<sub>q</sub> tested
- · Material categorization: for definitions of compliance please see www.vishay.com/doc?99912
- **APPLICATIONS**
- Network
- System power DC/DC





N-Channel MOSFET

## **ORDERING INFORMATION**

Package	PowerPAK ChipFET
Lead (Pb)-free and halogen-free	Si5936DU-T1-GE3

PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-source voltage		V <sub>DS</sub>	30	V	
Gate-source voltage		V <sub>GS</sub>	± 20	V	
Continuous drain current (T <sub>J</sub> = 150 °C)	T <sub>C</sub> = 25 °C		6 <sup>a</sup>		
	T <sub>C</sub> = 70 °C		6 <sup>a</sup>		
	T <sub>A</sub> = 25 °C	I <sub>D</sub>	6 a, b, c		
	T <sub>A</sub> = 70 °C	1	5.3 <sup>b, c</sup>	A	
Pulsed drain current (t = 300 µs)		I <sub>DM</sub>	25		
Continuous source-drain diode current	T <sub>C</sub> = 25 °C		6 <sup>a</sup>		
	T <sub>A</sub> = 25 °C	I <sub>S</sub>	1.9 <sup>b, c</sup>		
Maximum power dissipation	T <sub>C</sub> = 25 °C		10.4		
	T <sub>C</sub> = 70 °C		6.7		
	T <sub>A</sub> = 25 °C	PD	2.3 <sup>b, c</sup>	W	
	T <sub>A</sub> = 70 °C	1	1.5 <sup>b, c</sup>		
Operating junction and storage temperature range		TJ, T <sub>stg</sub>	-55 to +150	*0	
Soldering recommendations (peak temperature) d, e			260	°C	

### THERMAL RESISTANCE RATINGS

PARAMETER		SYMBOL TYPICAL		MAXIMUM	UNIT	
Maximum junction-to-ambient b, f	t ≤ 5 s	R <sub>thJA</sub>	43	55	°C/W	
Maximum junction-to-case (drain)	Steady state	R <sub>thJC</sub>	9.5	12	C/W	

#### Notes

a. Package limited

b. Surface mounted on 1" x 1" FR4 board

c. t = 5 s

d. See solder profile (www.vishay.com/doc?73257). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection

e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components

f. Maximum under steady state conditions is 105 °C/W

S12-2729-Rev. A, 12-Nov-12

1

Document Number: 62804

For technical questions, contact: pmostechsupport@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFI Downloaded From Oneyac.com w.vishay.com/doc?91000

www.vishay.com

## Si5936DU

Vishay Siliconix

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Static	• •		<u>.</u>				
Drain-source breakdown voltage	V <sub>DS</sub>	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 250 \mu\text{A}$	30	-	-	V	
V <sub>DS</sub> temperature coefficient	$\Delta V_{DS}/T_{J}$		-	34	-		
V <sub>GS(th)</sub> temperature coefficient	$\Delta V_{GS(th)}/T_J$	I <sub>D</sub> = 250 μA	-	-4.4	-	mV/°C	
Gate-source threshold voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D} = 250 \ \mu A$	1.2	-	2.2	V	
Gate-source leakage	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS} = \pm 20 V$	-	-	± 100	nA	
7	I <sub>DSS</sub>	$V_{DS} = 30 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$	-	-	1	μΑ	
Zero gate voltage drain current		$V_{DS} = 30 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{J} = 55 ^{\circ}\text{C}$	-	-	10		
On-state drain current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 V$ , $V_{GS} = 10 V$	20	-	-	А	
		$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 5 \text{ A}$	-	0.025	0.030	1	
Drain-source on-state resistance <sup>a</sup>	R <sub>DS(on)</sub>	$V_{GS} = 4.5 \text{ V}, I_{D} = 4 \text{ A}$	-	0.032	0.040	Ω	
Forward transconductance <sup>a</sup>	g <sub>fs</sub>	$V_{DS} = 15 \text{ V}, \text{ I}_{D} = 5 \text{ A}$	-	11	-	S	
Dynamic <sup>b</sup>			•		•		
Input capacitance	C <sub>iss</sub>		-	320	-	pF	
Output capacitance	C <sub>oss</sub>	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V, f = 1 MHz	-	70	-		
Reverse transfer capacitance	C <sub>rss</sub>		-	38	-		
·		V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 7 A	-	7	11	nC	
Total gate charge	Qg		-	3.5	5.3		
Gate-source charge	Q <sub>qs</sub>	$V_{DS}$ = 15 V, $V_{GS}$ = 4.5 V, $I_{D}$ = 7 A	-	1	-		
Gate-drain charge	Q <sub>ad</sub>		-	1.3	-		
Gate resistance	R <sub>g</sub>	f = 1 MHz	0.8	4	8	Ω	
Turn-on delay time	t <sub>d(on)</sub>		-	15	30		
Rise time	tr	$V_{DD} = 15 \text{ V}, \text{ R}_{\text{I}} = 2.8 \Omega$	-	65	130	-	
Turn-off delay time	t <sub>d(off)</sub>	$I_D \cong 5.3 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	-	15	30		
Fall time	tf		-	10	20		
Turn-on delay time	t <sub>d(on)</sub>		-	5	10	ns -	
Rise time	t <sub>r</sub>	$V_{DD} = 15 \text{ V}, \text{ R}_1 = 2.8 \Omega$	-	12	25		
Turn-off delay time	t <sub>d(off)</sub>	$I_D \cong 5.3 \text{ A}, V_{GEN} = 10 \text{ V}, \text{R}_g = 1 \Omega$	-	12	25		
Fall time	t <sub>f</sub>		-	6	15		
Drain-Source Body Diode Characteristic	1 · · ·			•		•	
Continuous source-drain diode current	Is	T <sub>C</sub> = 25 °C	-	-	6		
Pulse diode forward current	I <sub>SM</sub>	-	-	-	25	— A	
Body diode voltage	V <sub>SD</sub>	I <sub>S</sub> = 5.3 A, V <sub>GS</sub> = 0 V	-	0.8	1.2	V	
Body diode reverse recovery time	t <sub>rr</sub>		-	11	20	ns	
Body diode reverse recovery charge	Q <sub>rr</sub>	I <sub>F</sub> = 5.3 A, di/dt = 100 A/μs,	-	5	10	nC	
, , , ,				-			
Reverse recovery fall time	ta	T <sub>.1</sub> = 25 °C	-	6	-		

Notes

a. Pulse test; pulse width  $\leq$  300 µs, duty cycle  $\leq$  2 %


b. Guaranteed by design, not subject to production testing

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


2




## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)





**On-Resistance vs. Drain Current and Gate Voltage** 





**Transfer Characteristics** 





**On-Resistance vs. Junction Temperature** 

S12-2729-Rev. A, 12-Nov-12


3

Document Number: 62804

For technical questions, contact: pmostechsupport@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFI Downloaded From Oneyac.com w.vishay.com/doc?91000



## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Document Number: 62804



Si5936DU

Vishay Siliconix

## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




#### Note


a. The power dissipation P<sub>D</sub> is based on T<sub>J</sub> max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit



## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?62804">www.vishay.com/ppg?62804</a>.

www.vishay.com

**Vishay Siliconix** 

# PowerPAK<sup>®</sup> ChipFET<sup>®</sup> Case Outline










Side view of single







#### Backside view of single pad



MILLIMETERS INCHES DIM. MIN. NOM. MAX. MIN. NOM. MAX. 0.75 0.85 0.028 0.030 0.033 А 0.70 A1 0 -0.05 0 -0.002 0.25 0.30 0.35 0.010 0.012 0.014 b 0.010 С 0.20 0.25 0.006 0.008 0.15 D 2.92 3.00 3.08 0.115 0.118 0.121 D1 1.75 1.87 2.00 0.069 0.074 0.079 1.20 1.32 0.047 0.052 D2 1.07 0.042 D3 0.20 0.25 0.30 0.008 0.010 0.012 Е 1.82 1.90 1.98 0.072 0.075 0.078 E1 1.38 1.50 1.63 0.054 0.059 0.064 E2 1.05 1.17 0.036 0.041 0.046 0.92 E3 0.45 0.50 0.55 0.018 0.020 0.022 0.65 BSC 0.026 BSC е Н 0.15 0.20 0.25 0.006 0.008 0.010 κ 0.25 0.010 ----K1 0.30 \_ 0.012 -\_ \_ K2 0.20 \_ \_ 0.008 -\_ K3 0.20 0.008 ----0.30 0.40 0.012 0.014 0.016 L 0.35 C14-0630-Rev. E, 21-Jul-14 DWG: 5940

#### Note


Millimeters will govern

Revision: 21-Jul-14

1



## **RECOMMENDED MINIMUM PADS FOR PowerPAK® ChipFET® Dual**



Recommended Minimum Pads Dimensions in mm/(Inches)

Note: This is Flipped Mirror Image Pin #1 Location is Top Left Corner



Vishay

# Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.



单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)

>>点击查看相关商品