• 1.General Description

The WP5401 is a USB Type-C port protection chip that provides 20-V Short-to-VBUS overvoltage and IEC ESD protection.

By integrating low on-resistance power switch and low capacitance TVS, the WP5401 protects USB Type-C ports CC, SBU that undergoing overvoltage and IEC 61000-4-2 system level ESD without interfering with normal operation.


• 2. Features

- Short to VBUS Overvoltage Protection for CC1, CC2, SBU1 and SBU2
- IEC 61000-4-2 ESD Protection for CC1, CC2, SBU1, SBU2
- Fast OVP response for CCX and SBUX
- CC Dead Battery Resistors integrated for handling dead battery use case in mobile devices
- Package: WLCSP16

• 3. Applications


- Laptop PC
- Tablets
- Smart phones
- Monitors and TVS
- Docking Stations

• 4. Typical Application






• 5. Pin Configuration



TOP VIEW



BOTTOM VIEW

• 6. Pin Description

PIN NUMBER	PIN NAME	I/O	PIN FUNCTIONS
A1	C_SBU2	I/O	Connector side of the SBU2 OVP FET. Connect to either SBU pin of the USB Type-C connector.
A2	C_CC1	I/O	Connector side of the CC1 OVP FET. Connect to either CC pin of the USB Type-C connector.
A3	C_CC2	I/O	Connector side of the CC2 OVP FET. Connect to either CC pin of the USB Type-C connector.
A4	VBIAS	Power	Pin for ESD support capacitor. Place a $0.1-\mu F$ capacitor on this pin to ground.
B1	C_SBU1	I/O	Connector side of the SBU1 OVP FET. Connect to either SBU pin of the USB Type-C connector.
B2	RPD_G1	I/O	Short to C_CC1 if dead battery resistors are needed. If dead battery resistors are not needed, short pin to GND.
В3	RPD_G2	I/O	Short to C_CC2 if dead battery resistors are needed. If dead battery resistors are not needed, short pin to GND.
B4	FLT	0	Open drain for fault reporting. Under over temperature & over voltage conditions, pull low. Otherwise stay high-Z. Connect to VPWR by external resistor.
C1, C2, C3	GND	GND	Ground.

W02010019 - Rev 0.9



USB Type-C Port Protector: Short-to-VBUS Overvoltage and IEC ESD Protection

PIN NUMBER	PIN NAME	I/O	PIN FUNCTIONS
C4	VPWR	Power	2.7V - 4.5V power supply.
D1	SBU1	I/O	System side of the SBU1 OVP FET. Connect to either SBU pin of the SBU MUX.
D2	SBU2	I/O	System side of the SBU2 OVP FET. Connect to either SBU pin of the SBU MUX.
D3	CC1	I/O	System side of the CC1 OVP FET. Connect to either CC pin of the CC/PD controller.
D4	CC2	I/O	System side of the CC2 OVP FET. Connect to either CC pin of the CC/PD controller.

• 7. Absolute Maximum Ratings

	PARAMETER	RATING	UNIT
Input Voltage	VPWR	-0.3 to 5	V
Input Voltage	RPD_G1, RPD_G2	-0.3 to 24	V
Quite ut Valtage	FLT	-0.3 to 6	V
Output Voltage	VBIAS	-0.3 to 24	V
I/O Voltage	CC1, CC2, SBU1, SBU2	-0.3 to 6	V
1/O Voltage	C_CC1, C_CC2, C_SBU1, C_SBU2	-0.3 to 24	V
Output Current	CC1, CC2	1.25	A
Operat	ing Free Air Temperature	-40 to 85	°C
S	torage Temperature	-85 to 150	٥C

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



• 8. ESD Ratings—JEDEC Specification

PARAMETER		VALUE	UNIT
Electrostatic Discharge	Human-Body Model (HBM), Per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2000 V may

actually have higher performance.

• 9. ESD Ratings—IEC Specification

	PARAMETER				
	IEC 61000-4-2, C_SBU1,	Contact Discharge	±6000		
Electrostatic	C_SBU2	Air-gap Discharge	±15000	M	
Discharge	IEC 61000-4-2, C CC1,	Contact Discharge	±3500	V	
	C_CC2	Air-gap Discharge	±15000		
Lightning and Surge	IEC 61000-4-5, C_CC1, C_	±35	V		

4

<u>WAYØN</u>

USB Type-C Port Protector: Short-to-VBUS Overvoltage and IEC ESD Protection

• 10. Recommended Operating Conditions

(Over operating free-air temperature range, unless otherwise noted)

SYMBOL	l	PARAMETER	MIN	TYP.	МАХ	UNIT
	Innut Voltogo	VPWR	2.7	3.3	4.5	V
V _{IN}	Input Voltage	RPD_G1, RPD_G2	0		5.5	V
Vout	FLT Pull-u	p Resistor Power Aail	2.7		5.5	V
M		CC1, CC2, C_CC1, C_CC2	0		5.5	V
V _{IO}	I/O Voltage	SBU1, SBU2, C_SBU1, C_SBU2	0		4.3	V
Ivconn	V _{CONN} Current	Current flowing into CC1/2 and flowing out of C_CC1/2, V _{CCX} – V _{C_CCX} ≤ 250 mV			600	mA
Ivconn	V _{CONN} Current	Current flowing into CC1/2 and flowing out of C_CC1/2, $T_J \le 105^{\circ}C$			1.25	A
		FLT Pull-up Resistance	1.7		300	kΩ
	External Components ⁽¹⁾	VBIAS Capacitance ⁽²⁾		0.1		μF
		VPWR Capacitance	0.3	1		μF

(1) For recommended values for capacitors and resistors, the typical values assume a component placed on the board near the pin. Minimum and maximum values listed are inclusive of manufacturing tolerances, voltage derating, board capacitance, and temperature variation. The effective value presented must be within the minimum and maximums listed in the table.

(2) The VBIAS pin requires a minimum $35-V_{DC}$ rated capacitor. A $50-V_{DC}$ rated capacitor is recommended to reduce capacitance derating. See the VBIAS Capacitor Selection section for more information on selecting the VBIAS capacitor.



• 9. Electrical Characteristics

(Over operating free-air temperature range, unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP.	МАХ	UNIT
CC OVP Sv	vitches					
Ron	On resistance of CC OVP FETs, TJ ≤ 85 °C	CCX = 5.5 V		300	600	mΩ
Ronflat	On resistance flatness	Sweep CCX voltage between 0V and1.2V			5	mΩ
C _{ON_CC}	Equivalent on capacitance	Capacitance from C_CCX or CCX to GND. V _{C_CCXVCCX} = 0 V to 1.2 V, f = 400 kHz	30	74	90	pF
R _{D_DB}	Dead battery pull-down resistance (only present when device is unpowered). Effective resistance of RD and FET in series	V _{C_CCX} = 2.6 V 4.1		5.1	6.1	KΩ
V _{TH_DB}	Threshold voltage of the pulldown FET in series with RD during dead battery	I _{cc} = 80 μA 0.5		0.9	1.2	v
Vovpcc	OVP threshold on CC pins	Place 5.5 V on C_CC _x . Step up C_CC _x until the FLT pin is asserted	5.75	6	6.2	V
Vovpcc_hys	Hysteresis on CC OVP	Place 6.5 V on C_CC _X . Step down the voltage on C_CC _X until the FLT pin is deasserted. Measure difference between rising and falling OVP threshold for CC		50		mV
BW _{ON}	On bandwidth single ended (–3 dB)	Measure the -3 -dB bandwidth from C_CC _X to CCX. Single ended measurement, 50 Ω system V _{CM} = 0.1 V to 1.2 V		100		MHz
V _{STBUS} _ cc	Short-to-VBUS tolerance on the CC pins	Hot-Plug C_CC _x with a 1meter USB Type C Cable, place a $30-\Omega$ load on CC _x			24	V

<u>WAYØN</u>



USB Type-C Port Protector: Short-to-VBUS Overvoltage and IEC ESD Protection

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP.	MAX	UNIT
Vstbus_ cc_clamp	Short-to-VBUS system- side clamping voltage on the CC pins (CCX)	Hot-Plug C_CCX with a 1- meter USB Type C Cable. Hot-Plug voltage C_CCX = 24 V. VPWR = 3.3 V. Place a 30Ω load on CCX		6		V
SBU OVP	Switches					
R _{ON}	On resistance of SBU OVP FETs	SBUX = 3.6 V, –40°C ≤ T _J ≤ +85°C		3.5	6.5	Ω
R _{onflat}	On resistance flatness	Sweep SBUX voltage between 0 V and 3.6 V. –40°C ≤ Tյ ≤ +85°C		1	1.5	Ω
C _{ON_SBU}	Equivalent on capacitance	Capacitance from SBUX or C_SBUX to GND. Measure at V _{C_SBUX} /V _{SBUX} = 0.3 V to 3.6 V		9		pF
Vovpsbu	OVP threshold on SBU pins	Place 3.6 V on C_SBUX. Step up C_SBUX until the FLT pin is asserted	4.3	4.5	4.75	v
Vovpsbu _hys	Hysteresis on SBU OVP	Place 5 V on C_CCX. Step down the voltage on C_CCX until the FLT pin is deasserted. Measure difference between rising and falling OVP threshold for C SBUX		60		mV
BW _{on}	On bandwidth single ended (–3 dB)	 Measure the –3-dB bandwidth from C_SBUX to SBUX. Single ended measurement, 50-Ω system. V _{CM} = 0.1 V to 3.6 V		1000		MHz
Xtalk	Crosstalk	Measure crosstalk at f = 1 MHz from SBU1 to C_SBU2 or SBU2 to C_SBU1. V_{CM1} = 3.6 V, V_{CM2} =0.3V. Be sure to terminate open sides to 50 Ω		-80		dB
V _{STBUS_SBU}	Short-to-VBUS tolerance on the SBU pins	Hot-Plug C_SBUX with a 1- meter USB Type C Cable. Put a 40Ω resistor to GND on SBUX			24	v

7



SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP.	МАХ	UNIT
Vstbus_sbu_ clamp	Short-to-VBUS system- side clamping voltage on the SBU pins (SBUX)	Hot-Plug C_SBUX with a 1- meter USB Type C Cable. Hot-Plug voltage V _{C_SBUX} = 24 V. V _{PWR} = 3.3 V. Put a 40Ω resistor to GND on SBUX		4.5		V
Power Su	pply and Leakage Cu	rrents				
V _{PWR_UVLO}	VPWR under voltage lockout	Place 1 V on VPWR and raise voltage until SBU or CC FETs turn on	2.1	2.3	2.5	V
V _{PWR_UVLO} _Hys	VPWR UVLO hysteresis	Place 3 V on VPWR and lower voltage until SBU or CC FETs turnoff; measure difference between rising and falling UVLO to calculate hysteresis		100		mV
I _{VPWR}	VPWR supply current	V _{PWR} = 3.3 V (Typical), V _{PWR} = 3.6 V (Maximum). –40°C ≤ T _J ≤ +85°C.		70	120	μA
Icc_leak	Leakage current for CC pins when device is powered	 V_{PWR} = 3.3 V, V_{C_CCX} = 3.6 V, CCX pins are floating, measure leakage into C_CCX pins. Result must be same if CCX side is biased and C_CCX is left floating. 			5	μΑ
I _{SBU_LEAK}	Leakage current for SBU pins when device is powered	V _{PWR} = 3.3 V, V _{C_SBUX} = 3.6V, SBUX pins are floating, measure leakage into C_SBUX pins. Result must be same if SBUX side is biased and C_SBUX is left floating. -40°C ≤ TJ ≤ 85°C.			3	μΑ
IC_CC_LEAK _OVP	Leakage current for CC pins when device is in OVP	V _{PWR} = 0 V or 3.3 V, V _{C_CCX} = 24V, CCX pins are set to 0 V, Measure leakage into C_CCX pins			200	μΑ

<u>WAYØN</u>



SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP.	MAX	UNIT
I _{C_SBU_LEAK_} OVP	Leakage current for SBU pins when device is in OVP	V _{PWR} = 0 V or 3.3 V, V _{C_SBUX} = 24 V, SBUX pins are set to 0 V, measure leakage into C_SBUX pins			200	μΑ
Icc_leak _ovp	Leakage current for CC pins when device is in OVP	V _{PWR} = 0 V or 3.3 V, V _{C_CCX} = 24 V, CCX pins are set to 0 V, measure leakage out of CCX pins			30	μΑ
Isbu_leak _ovp	Leakage current for SBU pins when device is in OVP	V _{PWR} = 0 V or 3.3 V, V _{C_SBUX} = 24 V, SBUX pins are set to 0 V, measure leakage out of SBUX pins	-1		1	μΑ
Idx_leak	Leakage current for Dx pins	V _{DX} = 3.6 V, measure leakage into Dx pins			1	μA
FLT Pin						
V _{OL}	Low-level output voltage	I _{OL} = 3 mA. Measure the voltage at the FLT pin			0.4	v
Over Tem	perature Protection					
T _{SD_RISING}	The rising over-tempo threshold	erature protection shutdown		170		°C
$T_{SD_FALLING}$	The falling over-temp threshold	erature protection shutdown		135		°C
T _{SD_HYST}	The over-temperature p hysteresis	protection shutdown threshold		35		°C
Power-On	and Off Timings					
t _{ON}	Time from crossing risir SBU OVP FETs are on	ng VPWR UVLO until CC and			3.5	ms
$d_{VPWR_OFF/dt}$	Minimum slew rate allowed to guarantee CC and SBU FETs turnoff during a power off					V/µs
Over Volta	age Protection					
tovp_respon se_cc	OVP response time on asserted until OVP FETs	the CC pins. Time from OVP turnoff		80		ns
tovp_respon se_sbu	OVP response time on asserted until OVP FETs	the SBU pins. Time from OVP turnoff		130		ns

<u>WAYØN</u>



SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
tovp_recove RY_CC_1	OVP recovery time on the CC pins. Once an OVP has occurred, the minimum time duration until the CC FETs turn back on. OVP must be removed for CC FETs to turn back on	21	33	39	ms
tovp_recove ry_sbu_1	OVP recovery time on the SBU pins. Once an OVP has occurred, the minimum time duration until the SBU FETs turn back on. OVP must be removed for SBU FETs to turn back on	21	32	39	ms
tovp_recove ry_cc_2	OVP recovery time on the CC pins. Time from OVP removal until CC FET turns back on, if device has been in OVP > 40 ms		0.1		ms
tovp_recove ry_sbu_2	OVP recovery time on the SBU pins. Time from OVP removal until SBU FET turns back on, if device has been in OVP > 40 ms		0.1		ms
tovp_flt_ass Etion	Time from OVP asserted to $\overline{\text{FLT}}$ assertion		12		μs
t _{OVP_FLT_DEA}	Time from CC FET turn on after an OVP to $\overline{\text{FLT}}$ Deassertion		5		ms




WP5401 USB Type-C Port Protector: Short-to-VBUS


Overvoltage and IEC ESD Protection

• 10. Typical Performance Characteristics











WAYON

WP5401

















• 11. Function Description

• 11.1 Overview

The WP5401 is a USB Type-C port protection chip that integrates four channels of 20-V Short-to-VBUS overvoltage protection for the CC1, CC2, SBU1, and SBU2 pins and six channels of IEC61000-4-2 ESD protection for the CC1, CC2, SBU1, SBU2, pins of the USB Type-C connector.

11.2 Block Diagram



• 11.3 Feature Description

11.3.1 4-Channels of Short-to-VBUS Overvoltage Protection (CC1, CC2, SBU1, SBU2 Pins): 24-V_{DC} Tolerant

The WP5401 provides 4-channels of Short-to-VBUS Overvoltage Protection for the CC1, CC2, SBU1, and SBU2 pins of the USB Type-C connector. The WP5401 is able to handle 24-VDC on its C_CC1, C_CC2, C_SBU1, and C_SBU2 pins. This is necessary because according to the USB PD specification, with VBUS set for 20-V operation, the VBUS voltage is allowed to legally swing up to 21 V, and 21.5 V on voltage transitions from a different USB PD VBUS voltage.

• 11.3.2 4-Channels of IEC 61000-4-2 ESD Protection (CC1, CC2, SBU1, SBU2 Pins)

The WP5401 integrates 4-Channels of IEC 61000-4-2 system level ESD protection for the CC1, CC2, SBU1, SBU2 pins.

USB Type-C ports on end-products need system level IEC ESD protection in order to provide adequate protection for the ESD events that the connector can be exposed to from end users.

• 11.3.3 Thermal Shutdown

Thermal shutdown protects the part from internally or externally generated excessive temperatures. During an overtemperature condition the switch is turned off. The switch automatically turns on again if the temperature of the die drops below the threshold temperature.


• 11.3.4 Dead-battery Mode

The WP5401 integrates high voltage dead battery RD pull-down resistors to allow dead battery charging simultaneously with high-voltage OVP protection. If dead battery support is required, short the RPD_G1 pin to the C_CC1 pin, and short the RPD_G2 pin to the C_CC2 pin. This connects the dead battery resistors to the connector CC pins.

• 12. Layout

For best performance, place the bypass capacitors as close as possible to the VPWR pin, and ESD protection capacitor as close as possible to the VBIAS pin. The USB2.0 and SBU lines must be routed as straight as possible and any sharp bends must be minimized.

• 12.1 Layout Example



• 13 Evaluation Modules

Evaluation Modules (EVMs) are available to help evaluate initial circuit performance. We have evaluation modules for different packages, you can contact us by phone or address at the end to get the evaluation module or schematic.

The module names are listed in the table below.

NAME	PACKAGE		EVALUATION MODULE
WP5401	WLCSP16		TYPEC EVM V1.0 WLCSP16
W02010019 – Rev 0.9		17	www.way-on.com





• 14 Naming Conventions


WP AB CC-DDD E

- WP: WAYON Protection IC;
- A: Product Category –5: Type C Protection;
- **B:** Number of Protection Channels 4: 4 Channels;
- CC: Serial Number;
- DDD: Package C16: WLCSP 16;
- E: R-Reel & T-tube;



USB Type-C Port Protector: Short-to-VBUS Overvoltage and IEC ESD Protection

• 15 Package Information



 $16 \times 0.230 \pm 0.020$



• 16 Ordering Information

PART NUMBER	PACKAGE	PACKING QUANTITY	MARKING*
WP5401-C16R	WLCSP 16	3k/Reel	WP5401 XXXX

Contact Information

No.1001, Shiwan(7) Road, Pudong District, Shanghai, P.R.China.201202 Tel: 86-21-68960674 Fax: 86-21-50757680 Email: market@way-on.com WAYON website: http://www.way-on.com For additional information, please contact your local Sales Representative.

Specifications are subject to change without notice.

The device characteristics and parameters in this data sheet can and do vary in different applications and actual device performance may vary over time.

Users should verify actual device performance in their specific applications.

单击下面可查看定价,库存,交付和生命周期等信息

>>WAY-ON(维安)