

Overvoltage and IEC ESD Protection

1.General Description

The WP5601 is a USB Type-C port protection chip that provides 20-V Short-to-VBUS overvoltage and IEC ESD protection.

By integrating low on-resistance power switch and low capacitance TVS, the WP5601 protects USB Type-C ports CC, SBU and D+/D- that undergoing overvoltage and IEC 61000-4-2 system level ESD without interfering with normal operation.


2. Features

- Short to VBUS Overvoltage Protection for CC1, CC2. SBU1 and SBU2
- IEC 61000-4-2 ESD Protection for CC1, CC2, SBU1, SBU2, DP, DM
- Low on-resistance protection FET for CC1 and CC2 passing 600 mA V_{CONN} current
- Fast OVP response for CCX and SBUX
- CC Dead Battery Resistors integrated for handling dead battery use case in mobile devices
- Package: 3-mm × 3-mm WQFN

3. Applications


- Laptop PC
- Tablets
- Smart phones
- Monitors and TVS
- **Docking Stations**

4. Typical Application





• 5. Pin Configuration



• 6. Pin Description

PIN NUMBER	PIN NAME	I/O	PIN FUNCTIONS
1	C_SBU1	I/O	Connector side of the SBU1 OVP FET. Connect to either SBU pin of the USB Type-C connector.
2	C_SBU2	I/O	Connector side of the SBU2 OVP FET. Connect to either SBU pin of the USB Type-C connector.
3	VBIAS	Power	Pin for ESD support capacitor. Place a 0.1-μF capacitor on this pin to ground.
4	C_CC1	I/O	Connector side of the CC1 OVP FET. Connect to either CC pin of the USB Type-C connector.
5	C_CC2	I/O	Connector side of the CC2 OVP FET. Connect to either CC pin of the USB Type-C connector.
6	RPD_G2	I/O	Short to C_CC2 if dead battery resistors are needed. If dead battery resistors are not needed, short pin to GND.
7	RPD_G1	I/O	Short to C_CC1 if dead battery resistors are needed. If dead battery resistors are not needed, short pin to GND.
8	GND	GND	Ground.
9	FLT	0	Open drain for fault reporting. Under over temperature & over voltage conditions, pull low. Otherwise stay high-Z. Connect to VPWR by external resistor.
10	VPWR	Power	2.7V - 3.6V power supply.



PIN NUMBER	PIN NAME	I/O	PIN FUNCTIONS
11	CC2	I/O	System side of the CC2 OVP FET. Connect to either CC pin of the CC/PD controller.
12	CC1	I/O	System side of the CC1 OVP FET. Connect to either CC pin of the CC/PD controller.
13	GND	GND	Ground.
14	SBU2	I/O	System side of the SBU2 OVP FET. Connect to either SBU pin of the SBU MUX.
15	SBU1	I/O	System side of the SBU1 OVP FET. Connect to either SBU pin of the SBU MUX.
16	NC	I/O	Unused pin. Connect to Ground.
17	NC	I/O	Unused pin. Connect to Ground.
18	GND	GND	Ground.
19	D2	I/O	USB2.0 IEC ESD protection. Connect to any of the USB2.0 pins of the USB Type-C connector.
20	D1	I/O	USB2.0 IEC ESD protection. Connect to any of the USB2.0 pins of the USB Type-C connector.
-	Thermal Pad	GND	Internally connected to GND. Used as a heatsink. Connect to the PCB GND plane.



7. Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	PARAMETER	RATING	UNIT
low the Maltage	VPWR	-0.3 to 4	V
Input Voltage	RPD_G1, RPD_G2	-0.3 to 24	V
FLT		-0.3 to 6	V
Output Voltage	VBIAS	-0.3 to 24	V
	D1, D2	-0.3 to 6	V
I/O Voltage	CC1, CC2, SBU1, SBU2	-0.3 to 6	V
C_CC1, C_CC2, C_SBU1, C_SBU2		-0.3 to 24	V
Operat	ing Free Air Temperature	-40 to 85	°C
S	torage Temperature	-85 to 150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



• 8. ESD Ratings—JEDEC Specification

PARAMETER			UNIT
Electrostatic Discharge	Human-Body Model (HBM), Per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2000 V may actually have higher performance.

• 9. ESD Ratings—IEC Specification

	PARAMETER				
	JEO 04000 4 0 D4 D0	Contact Discharge	±8000		
	IEC 61000-4-2, D1, D2	Air-gap Discharge	±15000		
Electrostatic	IEC 61000-4-2, C_SBU1,	Contact Discharge	±6000	W	
Discharge	C_SBU2	Air-gap Discharge	±15000	V	
	IEC 61000-4-2, C_CC1,	Contact Discharge	±3500		
	C_CC2	Air-gap Discharge	±15000		



• 10. Recommended Operating Conditions

(Over operating free-air temperature range, unless otherwise noted)

SYMBOL	PARAMETER		MIN	TYP.	MAX	UNIT
	lancet Valtage	VPWR	2.7	3.3	3.6	V
V _{IN}	Input Voltage	RPD_G1, RPD_G2	0		5.5	V
V _{оит}	FLT Pull-u	o Resistor Power Rail	2.7		5.5	V
		D1, D2	-0.3		5.5	V
V _{IO}	I/O Voltage	CC1, CC2, C_CC1, C_CC2	0		5.5	V
		SBU1, SBU2, C_SBU1, C_SBU2	0		4.3	V
Ivconn	Current flowing into CC1/2 and flowing out of C_CC1/2, V _{CCX} − V _{C_CCX} ≤ 250 mV				600	mA
Ivconn	V _{CONN} Current	Current flowing into CC1/2 and flowing out of C_CC1/2, T _J ≤ 105°C			1.25	Α
		FLT Pull-up Resistance	1.7		300	kΩ
	External Components ⁽¹⁾	VBIAS Capacitance ⁽²⁾		0.1		μF
		VPWR Capacitance	0.3	1		μF

⁽¹⁾ For recommended values for capacitors and resistors, the typical values assume a component placed on the board near the pin. Minimum and maximum values listed are inclusive of manufacturing tolerances, voltage derating, board capacitance, and temperature variation. The effective value presented must be within the minimum and maximums listed in the table.

⁽²⁾ The VBIAS pin requires a minimum 35-V_{DC} rated capacitor. A 50-V_{DC} rated capacitor is recommended to reduce capacitance derating. See the VBIAS Capacitor Selection section for more information on selecting the VBIAS capacitor.



• 9. Electrical Characteristics

(Over operating free-air temperature range, unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP.	MAX	UNIT
CC OVP Sv	vitches					
Ron	On resistance of CC OVP FETs, T _J ≤ 85 °C	CCX = 5.5 V		300	600	mΩ
R _{ONFLAT}	On resistance flatness	Sweep CCX voltage between 0V and1.2V			5	mΩ
C _{ON_CC}	Equivalent on capacitance	Capacitance from C_CCX or CCX to GND. $V_{C_CCX/VCCX} = 0$ V to 1.2 V,f = 400 kHz	30	74	90	pF
$R_{D_{D}DB}$	Dead battery pull-down resistance (only present when device is unpowered). Effective resistance of RD and FET in series	V _{C_CCX} = 2.6 V	4.1	5.1	6.1	ΚΩ
V_{TH_DB}	Threshold voltage of the pulldown FET in series with RD during dead battery	I _{CC} = 80 μA	0.5	0.9	1.2	V
V _{OVPCC}	OVP threshold on CC pins	Place 5.5 V on C_CC _X . Step up C_CC _X until the FLT pin is asserted	5.75	6	6.2	V
Vovpcc_hys	Hysteresis on CC OVP	Place 6.5 V on C_CC _X . Step down the voltage on C_CC _X until the FLT pin is deasserted. Measure difference between rising and falling OVP threshold for CC		50		mV
BWon	On bandwidth single ended (–3 dB)	Measure the -3 -dB bandwidth from C_CC _X to CCX. Single ended measurement, 50Ω system $V_{CM} = 0.1 \text{ V}$ to 1.2 V		100		MHz
V _{STBUS} _	Short-to-VBUS tolerance on the CC pins	Hot-Plug C_CC_X with a 1meter USB Type C Cable, place a 30- Ω load on CC_X			24	V



SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP.	MAX	UNIT
VSTBUS_ CC_CLAMP	Short-to-VBUS system- side clamping voltage on the CC pins (CCX)	Hot-Plug C_CCX with a 1-meter USB Type C Cable. Hot-Plug voltage C_CCX = 24 V. VPWR = 3.3 V. Place a 30Ω load on CCX		6		V
SBU OVP	Switches					
R _{ON}	On resistance of SBU OVP FETs	SBUX = 3.6 V , - $40^{\circ}\text{C} \le \text{T}_{\text{J}} \le +85^{\circ}\text{C}$		3.5	6.5	Ω
R _{ONFLAT}	On resistance flatness	Sweep SBUX voltage between 0 V and 3.6 V. $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le +85^{\circ}\text{C}$		1	1.5	Ω
C _{ON_SBU}	Equivalent on capacitance	Capacitance from SBUX or C_SBUX to GND. Measure at $V_{C_SBUX}/V_{SBUX} = 0.3 \text{ V}$ to 3.6 V		9		pF
Vovpsbu	OVP threshold on SBU pins	Place 3.6 V on C_SBUX. Step up C_SBUX until the FLT pin is asserted	4.3	4.5	4.75	V
Vovpsbu _Hys	Hysteresis on SBU OVP	Place 5 V on C_CCX. Step down the voltage on C_CCX until the FLT pin is deasserted. Measure difference between rising and falling OVP threshold for C_SBUX		60		mV
BW _{ON}	On bandwidth single ended (–3 dB)	Measure the –3-dB bandwidth from C_SBUX to SBUX. Single ended measurement, 50-Ω system. V _{CM} = 0.1 V to 3.6 V		1000		MHz
Xtalk	Crosstalk	Measure crosstalk at f = 1 MHz from SBU1 to C_SBU2 or SBU2 to C_SBU1. V_{CM1} = 3.6 V, V_{CM2} =0.3V. Be sure to terminate open sides to 50 Ω		-80		dB
V _{STBUS_} SBU	Short-to-VBUS tolerance on the SBU pins	Hot-Plug C_SBUX with a 1- meter USB Type C Cable. Put a 40Ω resistor to GND on SBUX			24	V



SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP.	MAX	UNIT
Vstbus_sbu_ CLAMP	Short-to-VBUS system- side clamping voltage on the SBU pins (SBUX)	Hot-Plug C_SBUX with a 1- meter USB Type C Cable. Hot-Plug voltage V _{C_SBUX} = 24 V. V _{PWR} = 3.3 V. Put a 40Ω resistor to GND on SBUX		4.5		V
Power Su	pply and Leakage Cur	rents				
V _{PWR_UVLO}	VPWR under voltage lockout	Place 1 V on VPWR and raise voltage until SBU or CC FETs turn on	2.1	2.3	2.5	V
V _{PWR_UVLO} _HYS	VPWR UVLO hysteresis	Place 3 V on VPWR and lower voltage until SBU or CC FETs turnoff; measure difference between rising and falling UVLO to calculate hysteresis		100		mV
I_{VPWR}	VPWR supply current	V_{PWR} = 3.3 V (Typical), V_{PWR} = 3.6 V (Maximum). -40° C \leq T _J \leq +85 $^{\circ}$ C.		70	120	μA
Icc_leak	Leakage current for CC pins when device is powered	V _{PWR} = 3.3 V, V _{C_CCX} = 3.6 V, CCX pins are floating, measure leakage into C_CCX pins. Result must be same if CCX side is biased and C_CCX is left floating.			5	μА
Isbu_leak	Leakage current for SBU pins when device is powered	V _{PWR} = 3.3 V, V _{C_SBUX} = 3.6V, SBUX pins are floating, measure leakage into C_SBUX pins. Result must be same if SBUX side is biased and C_SBUX is left floating. -40°C ≤ T _J ≤ 85°C.			3	μА
Ic_cc_leak _ovp	Leakage current for CC pins when device is in OVP	V _{PWR} = 0 V or 3.3 V, V _{C_CCX} = 24V, CCX pins are set to 0 V, Measure leakage into C_CCX pins			200	μA



SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP.	MAX	UNIT
I _{C_SBU_LEAK_}	Leakage current for SBU pins when device is in OVP	V _{PWR} = 0 V or 3.3 V, V _{C_SBUX} = 24 V, SBUX pins are set to 0 V, measure leakage into C_SBUX pins			200	μА
I _{CC_LEAK}	Leakage current for CC pins when device is in OVP	V _{PWR} = 0 V or 3.3 V, V _{C_CCX} = 24 V, CCX pins are set to 0 V, measure leakage out of CCX pins			30	μΑ
ISBU_LEAK _OVP	Leakage current for SBU pins when device is in OVP	V _{PWR} = 0 V or 3.3 V, V _{C_SBUX} = 24 V, SBUX pins are set to 0 V, measure leakage out of SBUX pins	– 1		1	μА
I _{DX_LEAK}	Leakage current for Dx pins	V _{DX} = 3.6 V, measure leakage into Dx pins			1	μA
FLT Pin						
V _{OL}	Low-level output voltage	I _{OL} = 3 mA. Measure the voltage at the FLT pin			0.4	V
Over Temp	perature Protection					
T _{SD_RISING}	The rising over-temper threshold	erature protection shutdown		170		°C
T _{SD_FALLING}	The falling over-temper threshold	erature protection shutdown		135		°C
T _{SD_HYST}	The over-temperature physteresis	protection shutdown threshold		35		°C
Dx ESD Pi	rotection					
V _{RWM_POS}	Reverse stand-off voltage from Dx to GND	Dx to GND. IDX ≤1 μA			5.5	V
V_{RWM_NEG}	Reverse stand-off voltage from GND to Dx	GND to Dx			0	V
V _{BR_POS}	Break-down voltage from Dx to GND	Dx to GND. IBR = 1 mA	7			V
V _{BR_NEG}	Break-down voltage from GND to Dx	GND to Dx. IBR = 8 mA	0.6			V




SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP.	MAX	UNIT
C _{IO}	Capacitance Dx to	f = 1 MHz, VIO = 2.5 V		2.5		pF
ΔC _{IO}	GND or GND to Dx Differential capacitance between two Dx pins	f = 1 MHz, VIO = 2.5 V		1		pF
R_{DYN}	Dynamic on-resistance Dx IEC clamps	Dx to GND or GND to Dx		0.4		Ω
Power-On	and Off Timings					
t _{ON}	Time from crossing rising SBU OVP FETs are on	ng VPWR UVLO until CC and			3.5	ms
d _{VPWR_OFF/dt}	Minimum slew rate allow FETs turnoff during a povential of the state o	ved to guarantee CC and SBU ver off	-0.5			V/µs
Over Volta	ge Protection					
t _{OVP_RESPON}	OVP response time on the CC pins. Time from OVP asserted until OVP FETs turnoff			80		ns
tovp_respon	OVP response time on the SBU pins. Time from OVP asserted until OVP FETs turnoff			130		ns
tovp_recove ry_cc_1	OVP recovery time on the CC pins. Once an OVP has occurred, the minimum time duration until the CC FETs turn back on. OVP must be removed for CC FETs to turn back on			33	39	ms
tovp_recove ry_sbu_1	occurred, the minimum ti	e SBU pins. Once an OVP has me duration until the SBU FETs t be removed for SBU FETs to	21	32	39	ms
t _{OVP_RECOVE}	_	the CC pins. Time from OVP		0.1		ms
t _{OVP_RECOVE}	OVP recovery time on the SBU pins. Time from OVP removal until SBU FET turns back on, if device has been in OVP > 40 ms			0.1		ms
tovp_flt_ass E TION	Time from OVP asserted		12		μs	
tovp_flt_dea	Time from CC FET tu Deassertion	rn on after an OVP to $\overline{\text{FLT}}$		5		ms




10. Typical Performance Characteristics


 $(V_{PWR} = 3.3V, T_A = 25^{\circ}C, C_1 = 1\mu F, C_2 = 0.1\mu F, R_1 = 100k\Omega, unless otherwise noted)$























C_CC Path Leakage Current vs Ambient Temperature at C_CC = 5.5 V



C_CC Path Leakage Current vs Ambient
Temperature at C_CC = 24 V



VPWR Supply Leakage vs Ambient Temperature at 3.3V and 3.6V




11. Function Description

11.1 Overview

The WP5601 is a USB Type-C port protection chip that integrates four channels of 20-V Short-to-VBUS overvoltage protection for the CC1, CC2, SBU1, and SBU2 pins and six channels of IEC61000-4-2 ESD protection for the CC1, CC2, SBU1, SBU2, DP, DM pins of the USB Type-C connector.

11.2 Block Diagram



• 11.3 Feature Description

11.3.1 4-Channels of Short-to-VBUS Overvoltage Protection (CC1, CC2, SBU1, SBU2 Pins): 24-V_{DC} Tolerant

The WP5601 provides 4-channels of Short-to-VBUS Overvoltage Protection for the CC1, CC2, SBU1, and SBU2 pins of the USB Type-C connector. The WP5601 is able to handle 24-VDC on its C_CC1, C_CC2, C_SBU1, and C_SBU2 pins. This is necessary because according to the USB PD specification, with VBUS set for 20-V operation, the VBUS voltage is allowed to legally swing up to 21 V, and 21.5 V on voltage transitions from a different USB PD VBUS voltage.



• 11.3.2 6-Channels of IEC 61000-4-2 ESD Protection (CC1, CC2, SBU1, SBU2, DP, DM Pins)

The WP5601 integrates 6-Channels of IEC 61000-4-2 system level ESD protection for the CC1, CC2, SBU1, SBU2, DP, DM pins.

USB Type-C ports on end-products need system level IEC ESD protection in order to provide adequate protection for the ESD events that the connector can be exposed to from end users.

11.3.3 Thermal Shutdown

Thermal shutdown protects the part from internally or externally generated excessive temperatures. During an overtemperature condition the switch is turned off. The switch automatically turns on again if the temperature of the die drops below the threshold temperature.


11.3.4 Dead-battery Mode

The WP5601 integrates high voltage dead battery RD pull-down resistors to allow dead battery charging simultaneously with high-voltage OVP protection. If dead battery support is required, short the RPD_G1 pin to the C_CC1 pin, and short the RPD_G2 pin to the C_CC2 pin. This connects the dead battery resistors to the connector CC pins.

• 12. Layout

For best performance, place the bypass capacitors as close as possible to the VPWR pin, and ESD protection capacitor as close as possible to the VBIAS pin. The USB2.0 and SBU lines must be routed as straight as possible and any sharp bends must be minimized.

12.1 Layout Example



13 Evaluation Modules

Evaluation Modules (EVMs) are available to help evaluate initial circuit performance. We have evaluation modules for different packages, you can contact us by phone or address at the end to get the evaluation module or schematic.

The module names are listed in the table below.

NAME	PACKAGE	EVALUATION MODULE
WP5601	QFN20 3*3	TYPEC EVM V1.0 QFN3030-20



14 Naming Conventions

WP AB CC-DDD E

WP: WAYON Protection IC;

A: Product Category –5: Type C Protection;

B: Number of Protection Channels –6: 6 Channels;

CC: Serial Number;


DDD: Package – Q3G: WQFN3*3-20L;

E: R-Reel & T-tube;



• 15 Package Information

QFN20 3*3



SYMBOL	DIMENSIONS IN MILLIMETERS			
	MIN	NOM	MAX	
Α	0.7	0.75	0.8	
A 1	-	0.02	0.05	
b	0.15	0.20	0.25	
С	0.18	0.20	0.25	
D	2.90	3.00	3.10	
D2	1.55	1.65	1.75	
е	0.40BSC			
Ne	1.60 BSC			
ND	1.60 BSC			
E	2.90	3.00	3.10	
E2	1.55	1.65	1.75	
L	0.35	0.40	0.45	
h	0.20	0.25	0.30	
L/F MIL	75*75			



16 Ordering Information

PART NUMBER	PACKAGE	PACKING QUANTITY	MARKING*
WP5601-Q3GR	QFN3*3-20L	3k/Reel	WP5601 XXXX

Contact Information

No.1001, Shiwan(7) Road, Pudong District, Shanghai, P.R.China.201202 Tel: 86-21-68960674 Fax: 86-21-50757680 Email: market@way-on.com

WAYON website: http://www.way-on.com

For additional information, please contact your local Sales Representative.

WAYON ® is registered trademark of Wayon Corporation.

Specifications are subject to change without notice.

The device characteristics and parameters in this data sheet can and do vary in different applications and actual device performance may vary over time.

Users should verify actual device performance in their specific applications.

单击下面可查看定价,库存,交付和生命周期等信息

>>WAY-ON(维安)