

General Description

The WSD3069DN56 is the highest performance trench N-ch and P-ch MOSFET with extreme high cell density , which provide excellent RDSON and gate charge for most of the synchronous buck converter applications .

The WSD3069DN56 meet the RoHS and Green Product requirement 100% EAS guaranteed with full function reliability approved.

Features

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- 100% EAS Guaranteed
- Green Device Available


Product Summery

BVDSS	RDSON	ID
30V	15mΩ	16A
-30V	15mΩ	-16A

Applications

- High Frequency Point-of-Load Synchronous Buck Converter for MB/NB/UMPC/VGA
- Networking DC-DC Power System
- CCFL Back-light Inverter

DFN5X6C-8 Pin Configuration



Absolute Maximum Ratings (TA= 25°C unless otherwise noted)

Symbol	Parameter		N Channi	P Channl	Unit	
VDSS	Drain-Source Voltage Gate-Source Voltage		30	-30	V	
Vgss			±20	±20		
ΙD	Continuous Drain Current G	Tc=25°C	16	-16	۸	
		Tc=100°C	10.5	-12.5	А	
Ірм	Pulsed Drain Current c		35	-65	А	
la av	Continuous Drain Current	T _A =25°C	9.5	-11	۸	
IDSM		Ta=70°C	7.5	-8.5	Α	
D-	Maximum Power Dissipation в	Tc=25°C	10	20	14/	
Pb		Tc=100°C	4	8	W	
D	Maximum Power Dissipation A	Tc=25°C	3.1	4.1	14/	
Розм		Tc=100°C	2	2.6	W	
Is	Diode Continuous Forward Current	Tc=25°C	10	-16	Α	
Eas	Single pulsed avalanice energy c	L=0.5mH	7	-36	mJ	
las	Single pulsed avalanice Current	L=0.5mH	12	-27	А	
Tj	Maximum Junction Temperature		150	150	°C	
Тsтg	Storage Temperature Range		-55 to 150	-55 to 150	°C	
Davi	Thermal Resistance-Junction to Ambient	t≤10S	40	30	°C/W	
R _θ JA		Steady Statec	70	65	°C/W	
Rелс	Thermal Resistance-Junction to Case		21	6	°C/W	



N-Channi Electrical Characteristics (TJ= 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =250μA	30	-	-	V
IDSS	Zero Gate Voltage Drain Current	V _{DS} =24V, V _{GS} =0V	-	-	1	μΑ
		T _j =55°C	-	-	5	μΑ
VGS(th)	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =250μA	1	1.5	2	V
Igss	Gate Leakage Current	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
Б	5 . 6 . 6	V _{GS} =10V, I _{DS} =10A	-	15	19.5	mΩ
Rds(on)	Drain-Source On-state Resistance	V _{GS} =4.5V, I _{DS} =5A	-	18	24	
Rg	Gate Resistance	F=1MHz, V _{GS} =0V, V _{DS} =0V	-	-	2.8	Ω
Ciss	Input Capacitance	V _{GS} =0V, V _{DS} =15V, Frequency=1.0MHz	-	373	-	pF
Coss	Output Capacitance		-	67	-	
Crss	Reverse transfer capacitance		-	41	-	
td(ON)	Turn-on delay Time		-	4.3	-	nS
tr	Turn-on rise Time	V_{GEN} =10V , V_{DD} =15V R _G =3 Ω , RL=1.5 Ω	-	2.8	-	
td(OFF)	Turn-off delay Time		-	15.8	-	
tr	Turn-off rise Time		-	3	-	
Qg	Total Gate Charge (10V)	V _{DS} =15V, V _{GS} =10V, I _{DS} =10A	-	7.1	-	nC
Qg	Total Gate Charge (4.5V)		-	3.5	-	
Qgs	Gate-Source Charge		-	1.2	-	
Qgd	Gate-Drain Charge		-	1.6	-	
VsD	Diode Forward Voltage	I _{SD} =1A, V _{GS} =0V	-	0.75	1	V
trr	Reverse Recovery Time	I _{DS} =10A, dI _{SD} /dt=500A/μs	-	6	-	ns
Qrr	Reverse Recovery Charge		-	6.6	-	nC

A. The value of $R_{\theta JA}$ is measured with the device mounted on $1in_2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on $R_{\theta JA}$ t ≤ 10 s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

- B. The power dissipation P_D is based on $T_{J(MAX)}=150^{\circ}$ C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
- C. Single pulse width limited by junction temperature $T_{J(MAX)}$ =150° C.
- D. The Reja is the sum of the thermal impedance from junction to case Rejic and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, rating. assuming a maximum junction temperature of TJ(MAX)=150°C. The SOA curve provides a single pulse
- G. The maximum current rating is package limited.
- H. These tests are performed with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^{\circ}$ C.




P-Channi Electrical Characteristics (TJ= 25°C unless otherwise noted)


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =-250A	-30	-	-	V
IDSS	Zero Gate Voltage Drain Current	V _{DS} =-24V, V _{GS} =0V	-	-	-1	μΑ
		T _j =55°C	-	-	-5	μΑ
VGS(th)	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =-250A	1	1.5	2	V
Igss	Gate Leakage Current	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
Danie	Drain-Source On-state Resistance	V _{GS} =-10V, I _{DS} =-9.7A	-	15	20	mΩ
RDS(ON)		V _{GS} =-4.5V, I _{DS} =-7A	-	20	27	
Rg	Gate Resistance	F=1MHz, V _{GS} =0V,V _{DS} =0V	-	4	-	Ω
Ciss	Input Capacitance	V _{GS} =0V, V _{DS} =-15V, Frequency=1.0MHz	-	1040	-	pF
Coss	Output Capacitance		-	180	-	
Crss	Reverse transfer capacitance		-	125	-	
td(ON)	Turn-on delay Time	V _{GEN} =-10V ,V _{DD} =-15V R _G =3Ω, RL=1.5Ω	-	10	-	nS
tr	Turn-on rise Time		-	5.5	-	
td(OFF)	Turn-off delay Time		-	26	-	
tf	Turn-off rise Time		-	9	-	
Qg	Total Gate Charge	Vps=-15V, Vgs=-10V, lps=- 9.7A	-	19	-	nC
Qg	Total Gate Charge		-	9.6	-	
Qgs	Gate-Source Charge		-	3.6	-	
Qgd	Gate-Drain Charge		-	4.6	-	
VsD	Diode Forward Voltage	I _{SD} =-1A, V _{GS} =0V	-	-0.75	-1.1	V
trr	Reverse Recovery Time	I _{DS} =-9.7A, dI _{SD} /dt=500A/μs	-	11.5	-	ns
Qrr	Reverse Recovery Charge		-	25	-	nC




N-Channi TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V_{DS} (Volts) Figure 1: On-Region Characteristics (Note E)




V_{GS}(Volts) Figure 2: Transfer Characteristics (Note E)




I_D (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction
Temperature (Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)









N-Channi TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




 $\mathbf{Q_g}$ (nC) Figure 7: Gate-Charge Characteristics



V_{DS} (Volts)
Figure 8: Capacitance Characteristics



V_{GS}> or equal to 4.5V Figure 9: Maximum Forward Biased Safe Operating Area (Note F)



Pulse Width (s)
Figure 10: Single Pulse Power Rating Junction-toCase (Note F)






Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)


N-Channi TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS






T_{CASE} (° C)
Figure 12: Power De-rating (Note F)

T_{CASE} (° C)
Figure 13: Current De-rating (Note F)




Pulse Width (s)
Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)




Pulse Width (s)
Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)


P-Channi TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



 $extstyle - V_{DS}$ (Volts) Figure 1: On-Region Characteristics (Note E)



-V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)



-I_D (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)

60

50

40

30


20


10


0

2

R_{DS(ON)} (mΩ)












P-Channi TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



 ${\bf Q_g}$ (nC) Figure 7: Gate-Charge Characteristics



-V_{DS} (Volts)
Figure 8: Capacitance Characteristics



V_{GS}> or equal to 4.5V Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)







Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)





P-Channi TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS












Pulse Width (s) Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)



Pulse Width (s)
Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)



Attention

- 1, Any and all Winsok power products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your Winsok power representative nearest you before using any Winsok power products described or contained herein in such applications.
- 2, Winsok power assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all Winsok power products described or contained herein.
- 3, Specifications of any and all Winsok power products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- 4, Winsok power Semiconductor CO., LTD. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- 5,In the event that any or all Winsok power products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- 6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of Winsok power Semiconductor CO., LTD.
- 7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. Winsok power believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- 8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the Winsok power product that you Intend to use.
- 9, this catalog provides information as of Sep.2014. Specifications and information herein are subject to change without notice.

单击下面可查看定价,库存,交付和生命周期等信息

>>WINSOK(微硕)