

## General Description

The CD4017 is a 5 - stage Johnson decade counter with ten spike- free decoded active HIGH outputs ( Q0 to Q9 ) , an active LOW carry output from the most significant flip- flop ( Q5— - 9 ) , active HIGH and active LOW clock inputs ( CP0 , —CP1) and an overriding asynchronous master reset input ( MR) .

The counter is advanced by either a LOW- to- HIGH transition at CP0 while P1 is LOW or a HIGH- to- LOW transition at CP1 while CP0 is HIGH.

When cascading counters, the Q5 - 9 output, which is LOW while the counter is in states 5 , 6 , 7 , 8 , and 9 , can be used to drive the CP0 input of the next counter. A HIGH on MR resets the counter to zero ( Q0= Q— 5 -9= HIGH; Q1 to Q9= LOW) independent of the clock inputs ( CP0 , CP1) .

Automatic counter code correction is provided by an internal circuit: following any illegal code the counter returns to a proper counting mode within 1 1 clock pulses.

It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS ( usually ground) . Unused inputs must be connected to VDD, VSS, or another input.

## Features

- Wide supply voltage range from 3V to 15V
- Automatic counter correction
- Tolerant of slow clock rise and fall times
- 5V, 10V, and 15V parametric ratings
- Standardized symmetrical output characteristics
- Specified from -40°C to +85°C
- Packaging information: DIP16/ SOP16/ TSSOP16

## Ordering Information

Product Model	Package Type	Marking	Packing	Packing Qty
CD4017BE	DIP-16	CD4017BE	Tube	1000/Box
CD4017BDTR	SOP-16	CD4017B	Tape	2500/Reel
CD4017BDTR	TSSOP-16	CD4017B	Tape	3000/Reel

## 2、Block Diagram And Pin Description

### 2.1 Block Diagram




Figure 1 . Logic symbol




Figure 2 . IEE logic symbol




Figure 3 . Functional diagram




Figure 4 . Logic diagram





Figure 5 . Timing diagram

### 2.2 Pin Configurations



### 2.3 Pin Description

Pin No.	Pin Name	Description
1	Q5	decoded output
2	Q1	decoded output
3	Q0	decoded output
4	Q2	decoded output
5	Q6	decoded output
6	Q7	decoded output
7	Q3	decoded output
8	V <sub>SS</sub>	ground ( 0 V)
9	Q8	decoded output
10	Q4	decoded output
11	Q9	decoded output
12	$\bar{Q}5-9$	carry output ( active LOW)
13	$\bar{C}P1$	clock input ( HIGH- to- LOW edge- triggered)
14	CP0	clock input ( LOW- to- HIGH edge- triggered)
15	MR	master reset input
16	V <sub>DD</sub>	supply voltage

### 2.4 Function Table

Input			Operation
MR	CP0	$\bar{C}P1$	
H	X	X	Q0= $\bar{Q}5 - 9 = H$ ; Q1 to Q9= L
L	H	↓	counter advances
L	↑	L	counter advances
L	L	X	no change
L	X	H	no change
L	H	↑	no change
L	↓	L	no change

Note: H= HIGH voltage level; L= LOW voltage level; X= don't care;

↑ =positive- going transition; ↓=negative- going transition.

### 3 Electrical Parameter

#### 3.1 Absolute Maximum Ratings

( Voltages are referenced to V<sub>SS</sub> ( ground=0 V ) , unless otherwise specified. )

Parameter	Symbol	Conditions	Min.	Max.	Unit
supply voltage	V <sub>DD</sub>	-	-0.5	+18	V
DC input current	I <sub>IK</sub>	any one input	-	±10	mA
input voltage	V <sub>I</sub>	all inputs	-0.5	V <sub>DD</sub> +0.5	V
storage temperature	T <sub>stg</sub>	-	-65	+150	°C
total power dissipation	P <sub>tot</sub>	-	-	500	mW
device dissipation	p	per output transistor	-	100	mW
Soldering temperature	T <sub>L</sub>	10s	DIP	245	°C
			SOP	250	

Note:

- [ 1 ] For DIP16 packages: above 70°C the value of P<sub>tot</sub> derates linearly with 12 mW/ K.
- [ 2 ] For SOP16 packages: above 70°C the value of P<sub>tot</sub> derates linearly with 8mW/ K.
- [ 3 ] For (T) SSOP16 packages: above 60°C the value of P<sub>tot</sub> derates linearly with 5 . 5mW/K.

#### 3.2 Recommended Operating Conditions

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
supply voltage	V <sub>DD</sub>	-	3	-	15	V
ambient temperature	T <sub>amb</sub>	in free air	-40	-	+85	°C
clock input frequency	f <sub>CL</sub>	V <sub>DD</sub> = 5V	-	-	2.5	MHz
		V <sub>DD</sub> = 10V	-	-	5	MHz
		V <sub>DD</sub> = 15V	-	-	5.5	MHz
clock pulse width	t <sub>w</sub>	V <sub>DD</sub> = 5V	200	-	-	ns
		V <sub>DD</sub> = 10V	90	-	-	ns
		V <sub>DD</sub> = 15V	60	-	-	ns
clock rise and fall time	t <sub>rCL</sub> , t <sub>fCL</sub>	V <sub>DD</sub> = 5V	unlimited			-
		V <sub>DD</sub> = 10V				-
		V <sub>DD</sub> = 15V				-
clock inhibit setup time	t <sub>s</sub>	V <sub>DD</sub> = 5V	230	-	-	ns
		V <sub>DD</sub> = 10V	100	-	-	ns
		V <sub>DD</sub> = 15V	70	-	-	ns
reset pulse width	t <sub>rW</sub>	V <sub>DD</sub> = 5V	260	-	-	ns
		V <sub>DD</sub> = 10V	110	-	-	ns
		V <sub>DD</sub> = 15V	60	-	-	ns
reset removal time	t <sub>rec</sub>	V <sub>DD</sub> = 5V	400	-	-	ns
		V <sub>DD</sub> = 10V	280	-	-	ns
		V <sub>DD</sub> = 15V	150	-	-	ns

		-	0, 15	15	-	0.05	-	0.05	V
HIGH- level output voltage	V <sub>OH</sub>	-	0, 5	5	4.95	-	4.95	-	V
		-	0, 10	10	9.95	-	9.95	-	V
		-	0, 15	15	14.95	-	14.95	-	V
		0.5, 4.5	-	5	-	1.5	-	1.5	V
LOW- level input voltage	V <sub>IL</sub>	1, 9	-	10	-	3	-	3	V
		1.5, 13.5	-	15	-	4	-	4	V
		0.5, 4.5	-	5	3.5	-	3.5	-	V
HIGH- level input voltage	V <sub>IH</sub>	1, 9	-	10	7	-	7	-	V
		1.5, 13.5	-	15	11	-	11	-	V
		-	0, 15	15	-	±0.1	-	±1	uA

### 3.3.3 、 AC Characteristics

(T<sub>amb</sub>=25°C, V<sub>SS</sub>=0V, t<sub>r</sub>, t<sub>f</sub>=20ns, C<sub>L</sub>=50pF, R<sub>L</sub>=200kΩ, unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
propagation delay time	t <sub>PHL</sub> , t <sub>PLH</sub>	CP0, CP1 to Q0 to Q9; see Figure 7	V <sub>DD</sub> =5V	-	325	650	ns
			V <sub>DD</sub> =10V	-	135	270	ns
			V <sub>DD</sub> =15V	-	85	170	ns
		CP0, CP1 to Q5-9; see Figure 7	V <sub>DD</sub> =5V	-	300	600	ns
			V <sub>DD</sub> =10V	-	125	250	ns
			V <sub>DD</sub> =15V	-	80	160	ns
		MR to Q0 to Q9; see Figure 7	V <sub>DD</sub> =5V	-	265	530	ns
			V <sub>DD</sub> =10V	-	115	230	ns
			V <sub>DD</sub> =15V	-	85	170	ns
transition time	t <sub>t</sub>	see Figure 7	V <sub>DD</sub> =5V	-	100	200	ns
			V <sub>DD</sub> =10V	-	50	100	ns
			V <sub>DD</sub> =15V	-	40	80	ns
pulse width	t <sub>w</sub>	see Figure 8	V <sub>DD</sub> =5V	-	100	200	ns
			V <sub>DD</sub> =10V	-	45	90	ns
			V <sub>DD</sub> =15V	-	30	60	ns
clock rise and fall time	t <sub>rCL</sub> , t <sub>fCL</sub>	-	V <sub>DD</sub> =5V	unlimited			-
			V <sub>DD</sub> =10V	unlimited			-
			V <sub>DD</sub> =15V	unlimited			-
maximum clock frequency	f <sub>CL</sub>	see Figure 8	V <sub>DD</sub> =5V	2.5	5	-	MHz
			V <sub>DD</sub> =10V	5	10	-	MHz
			V <sub>DD</sub> =15V	5.5	11	-	MHz
setup time	t <sub>s</sub>	CP0 to CP1; see Figure 9	V <sub>DD</sub> =5V	-	115	230	ns
			V <sub>DD</sub> =10V	-	50	100	ns
			V <sub>DD</sub> =15V	-	35	70	ns
reset removal time	t <sub>rec</sub>	MR input; see Figure 8	V <sub>DD</sub> =5V	-	200	400	ns
			V <sub>DD</sub> =10V	-	140	280	ns
			V <sub>DD</sub> =15V	-	75	150	ns
input capacitance	C <sub>I</sub>	any input	-	5	-	pF	

Note: t<sub>t</sub> is the same as t<sub>TLH</sub> and t<sub>THL</sub>.

## 4、Testing Circuit

### 4.1 、 AC Testing Circuit




Figure 6. Test circuit for switching times

Definitions for test circuit:

DUT=Device Under Test.

$C_L$ =Load capacitance including jig and probe capacitance.

$R_T$ =Termination resistance should be equal to the output impedance  $Z_o$  of the pulse generator.

### 4.2 、 AC Testing Waveforms




Figure 7. Waveforms showing the propagation delays for CP0, CP1 to Qn, Q5-9 outputs and the output transition times




Figure 8. Waveforms showing the minimum pulse width for CP0, CP1 and MR input; the maximum frequency for CP0 and CP1 input; the recovery time for MR and the MR input to Qn and Q5-9 output propagation delay




Figure 9. Waveforms showing hold times for CP0 to CP1 and CP1 to CP0

#### 4.3 Measurement Points

Supply voltage	Input	Output
$V_{DD}$	$V_M$	$V_M$
5V to 15V	$0.5 \times V_{DD}$	$0.5 \times V_{DD}$



#### 4.4 Test Data

Supply voltage	Input		Load
$V_{DD}$	$V_I$	$t_r, t_f$	$C_L$
5V to 15V	$V_{SS}$ or $V_{DD}$	$\leq 20\text{ns}$	50pF




## 5、Physical Dimensions

### SOP-16




SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	1.50	1.60	1.70
A1	0.10	0.15	0.25
A2	1.40	1.45	1.50
A3	0.60	0.65	0.70
b	0.30	0.40	0.50
c	0.15	0.20	0.25
D	9.80	9.90	10.00
E	5.80	6.00	6.20
E1	3.85	3.90	3.95
e	1.27BSC		
L	0.50	0.60	0.70
L1	1.05BSC		
θ	0°	4°	8°

DIP-16



Symbol	Dimensions in Millimeters		
	Min	Nom	Max
A	--	--	4.31
A1	3.15	3.30	3.65
B	--	0.50	--
B1	--	1.6	--
C	--	0.27	--
D	19.00	19.20	19.60
E	6.20	6.50	6.60
E1	--	8.0	--
e	--	2.3	--
L	3.00	3.20	3.60

TSSOP-16



SYMBOL	MILLIMETER	
	MIN	MAX
A	-	1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
c	0.09	0.20
D	4.90	5.10
E1	4.30	4.50
E	6.20	6.60
e	0.65	
L	0.45	0.75
θ	0°	8°

Statement:

- ✧ Shenzhen xinbole electronics co., ltd. reserves the right to change the product specifications, without notice! Before placing an order, the customer needs to confirm whether the information obtained is the latest version, and verify the integrity of the relevant information.
- ✧ Any semiconductor product is liable to fail or malfunction under certain conditions, and the buyer shall be responsible for complying with safety standards in the system design and whole machine manufacturing using Shenzhen xinbole electronics co., ltd products, and take appropriate security measures to avoid the potential risk of failure may result in personal injury or property losses of the situation occurred!
- ✧ Product performance is never ending, Shenzhen xinbole electronics co., ltd will be dedicated to provide customers with better performance, better quality of integrated circuit products.

单击下面可查看定价，库存，交付和生命周期等信息

[>>XBLW\(芯伯乐\)](#)