

## **General Description**

The 24C01 is 1024bits of serial Electrical Erasable and Programmable Read Only Memory, commonly known as EEPROM. They are organized as 256 words of 8 bits (1 byte) each. The devices are fabricated with proprietary advanced CMOS process for low power and low voltage applications. These devices are available in standard 8-lead DIP, 8-lead SOP, 8-lead MSOP, 8-lead TSSOP, 8-lead DFN and 5-lead SOT-23/TSOT-23 packages. A standard 2-wire serial interface is used to address all read and write functions. Our extended VCC range (1.8V to 5.5V) devices enables wide spectrum of applications.

### **Features**

- Low voltage and low power operations:
  - · 24C01: VCC = 1.8V to 5.5V, Industrial temperature range (-40  $^{\circ}$ C to 85 $^{\circ}$ C).

 $\cdot$  24C01: With 3 bits device address, the devices are suitable for all application. (For use of 5 pins package, the device address A2,A1,and A0 bits must be set to zero)

- 16 bytes page write mode.
- Partial page write operation allowed.
- Internally organized: 256 × 4 (1K).
- Standard 2-wire bi-directional serial interface.
- Schmitt trigger, filtered inputs for noise protection.
- Self-timed programming cycle (5ms maximum).
- 1 MHz (2.5-5V), 400 kHz (1.8V) Compatibility.
- Automatic erase before write operation.
- Write protect pin for hardware data protection.
- High reliability: typically 1,000,000 cycles endurance.
- 100 years data retention.
- Standard 8-pin DIP/SOP/MSOP/TSSOP/DFN and 5-pin SOT-23/TSOT-23 Pb-free packages.

### **Order Information**

Product Model	Package Type	Marking	Packing	Packing Qty
24C01S	SOT23-5	24C01S	Таре	3000/Reel
24C01N	DIP-8	24C01N	Tube	2000/Box
24C01BN	SOP-8	24C01BN	Таре	4000/Reel



## **PIN CONFIGURATION**

Pin Name	Pin Function
A2, A1, A0	Device Address Inputs
SDA	Serial Data Input / Open Drain Output
SCL	Serial Clock Input
WP	Write Protect
VCC	Power Supply
GND	Ground
NC	No-Connect
	Table 1

All these packaging types come in conventional or Pb-free certified.




Figure 1: Package types

## ABSOLUTE MAXIMUM RATINGS

Industrial operating temperature	40° to 85°
Storage temperature	
Input voltage on any pin relative to ground	0.3V to $V_{CC}$ + 0.3V
Maximum voltage	
ESD protection on all pins	>2000V

\* Stresses exceed those listed under "Absolute Maximum Rating" may cause permanent damage to the device. Functional operation of the device at conditions beyond those listed in the specification is not guaranteed. Prolonged exposure to extreme conditions may affect device reliability or functionality.



### **Block Diagram And Pin Description**

#### **Block Diagram**




Figure 2: Block Diagram

### **PIN DESCRIPTIONS**

#### (A) SERIAL CLOCK (SCL)

The rising edge of this SCL input is to latch data into the EEPROM device while the falling edge of this clock is to clock data out of the EEPROM device.

#### (B) SERIAL DATA LINE (SDA)

SDA data line is a bi-directional signal for the serial devices. It is an open drain output signal and can be wired-OR with other open-drain output devices.

#### (C) DEVICE / CHIP SELECT ADDRESSES (A2, A1, A0)

These are the chip select input signals for the serial EEPROM devices. Typically, these signals are hardwired to either VIH or VIL. If left unconnected, they are internally recognized as VIL. However, due to capacitive coupling that may appear in customer applications, recommends always connecting the address pins to a knownstate. When using a pull-up or pull-down resistor, recommends using  $10 k\Omega$  or less.

#### (D) WRITE PROTECT (WP)

The 24 C01 devices have a WP pin to protect the whole EEPROM array from programming. Programming operations are allowed if WP pin is left un-connected or input to VIL. Conversely all programming functions are disabled if WP pin is connected to VIH or VCC. Read operations is not affected by the WP pin's input level. If left

unconnected, it is internally recognized as VIL. However, due to capacitive coupling that may appear in customer applications, recommends always connecting the WP pin to a known state. When using a pull-up or pull- down resistor, recommends using  $10k\Omega$  or less.



# MEMORY ORGANIZATION

The 24 C01 devices have 16 pages. Since each page has 16 bytes, random word addressing to 24 C01 will require 8 bits data word addresses.

### **DEVICE OPERATION**

#### (A) SERIAL CLOCK AND DATA TRANSITIONS

The SDA pin is typically pulled to high by an external resistor. Data is allowed to change only when Serial clock SCL is at  $V_{IL}$ . Any SDA signal transition may interpret as either a START or STOP condition as described below.

#### (B) START CONDITION

With SCL  $\ge$  V<sub>IH</sub>, a SDA transition from high to low is interpreted as a START condition. All valid commands must begin with a START condition.

#### (C) STOP CONDITION

With SCL  $\geq$  V<sub>IH</sub>, a SDA transition from low to high is interpreted as a STOP condition. All valid read or write commands end with a STOP condition. The device goes into the STANDBY mode if it is after a read command. A STOP condition after page or byte write command will trigger the chip into the STANDBY mode after the self-timed internal programming finish.

#### (D) ACKNOWLEDGE

The 2-wire protocol transmits address and data to and from the EEPROM in 8 bit words. The EEPROM acknowledges the data or address by outputting a "0" after receiving each word. The ACKNOWLEDGE signal occurs on the 9th serial clock after each word.

### (E) STANDBY MODE

The EEPROM goes into low power STANDBY mode after a fresh power up, after receiving a STOP bit in read mode, or after completing a self-time internal programming operation.

#### (F) SOFT RESET

After an interruption in protocol power loss or system reset, any two-wire part can be reset by following these steps:

- 1. Creat a START condition,
- 2. Clock eighteen data bits "1",
- 3. Creat a start condition as SDA is high.





Figure 3: Timing diagram for START and STOP conditions



🔬 🐼 🖾

Figure 4: Timing diagram for output ACKNOWLEDGE

### **DEVICE ADDRESSING**

The 2-wire serial bus protocol mandates an 8 bits device address word after a START bit condition to invoke valid read or write command. The first four most significant bits of the device address must be 1010, which is common to all serial EEPROM devices. The next three bits are device address bits. These three device address bits (5<sup>th</sup>, 6<sup>th</sup> and 7<sup>th</sup>) are to match with the external chip select/address pin states. If a match is made, the EEPROM device outputs an ACKNOWLEDGE signal after the 8<sup>th</sup> read/write bit, otherwise the chip will go into STANDBY mode.

The last or 8<sup>th</sup> bit is a read/write command bit. If the 8<sup>th</sup> bit is at VIH then the chip goes into read mode. If a "0" is detected, the device enters programming mode.

### WRITE OPERATIONS

### (A) BYTE WRITE

A byte write operation starts when a micro-controller sends a START bit condition, follows by a proper EEPROM device address and then a write command. If the device address bits match the chip select address, the EEPROM device will acknowledge at the 9<sup>th</sup> clock cycle. The micro-controller will then send the rest of the lower 8 bits word address. At the 18<sup>th</sup> cycle, the EEPROM will acknowledge the 8-bit address word. The micro-controller will then transmit the 8 bit data. Following an ACKNOWLDEGE signal from the EEPROM at the 27<sup>th</sup> clock cycle, the micro-controller will issue a STOP bit. After receiving the STOP bit, the EEPROM will go into a self-timed programming mode during which all external inputs will be disabled. After a programming time of T<sub>WC</sub>, the byte programming will finish and the EEPROM device will return to the STANDBY mode.

#### (B) PAGE WRITE

A page write is similar to a byte write with the exception that one to sixteen bytes can be programmed along the same page or memory row. All 24C01 are organized to have 16 bytes per memory row or page.

With the same write command as the byte write, the micro-controller does not issue a STOP bit after sending the 1<sup>st</sup> byte data and receiving the ACKNOWLEDGE signal from the EEPROM on the 27<sup>th</sup> clock cycle. Instead it sends out a second 8-bit data word, with the EEPROM acknowledging at the 36<sup>th</sup> cycle. This data sending and EEPROM acknowledging cycle repeats until the micro-controller sends a STOP bit after the n  $\times$  9<sup>th</sup> clock cycle. After which the EEPROM device will go into a self-timed partial or full page programming mode. After the page programming completes after a time of Twc, the devices will return to the STANDBY mode.



The least significant 4 bits of the word address (column address) increments internally by one after receiving each data word. The rest of the word address bits (row address) do not change internally, but pointing to a specific memory row or page to be programmed. The first page write data word can be of any column address. Up to 16 data words can be loaded into a page. If more then 16 data words are loaded, the 17<sup>th</sup> data word will be loaded to the 1<sup>st</sup> data word column address. The 18<sup>th</sup> data word will be loaded to the 2<sup>nd</sup> data word column address (column address) will "roll" over the previously loaded data.

#### (C) ACKNOWLEDGE POLLING

ACKNOWLEDGE polling may be used to poll the programming status during a self-timed internal programming. By issuing a valid read or write address command, the EEPROM will not acknowledge at the 9th clock cycle if the device is still in the self-timed programming mode. However, if the programming completes and the chip has returned to the STANDBY mode, the device will return a valid ACKNOWLEDGE signal at the 9th clock cycle.

#### READ OPERATIONS

The read command is similar to the write command except the 8th read/write bit in address word is set to "1". The three read operation modes are described as follows:

#### (A) CURRENT ADDRESS READ

The EEPROM internal address word counter maintains the last read or write address plus one if the power supply to the device has not been cut off. To initiate a current address read operation, the micro-controller issues a START bit and a valid device address word with the read/write bit (8th) set to "1". The EEPROM will response with an ACKNOWLEDGE signal on the 9th serial clock cycle. An 8-bit data word will then be serially clocked out. The internal address word counter will then automatically increase by one. For current address read the micro-controller will not issue an ACKNOWLEDGE signal on the 18th clock cycle. The micro-controller issues a valid STOP bit after the 18th clock cycle to terminate the read operation. The device then returns to STANDBY mode.

#### (B) SEQUENTIAL READ

The sequential read is very similar to current address read. The micro-controller issues a START bit and a valid device address word with read/write bit (8th) set to "1". The EEPROM will response with an ACKNOWLEDGE signal on the 9th serial clock cycle. An 8-bit data word will then be serially clocked out. Meanwhile the internally address word counter will then automatically increase by one. Unlike current address read, the micro-controller sends an ACKNOWLEDGE signal on the 18th clock cycle signaling the EEPROM device that it wants another byte of data. Upon receiving the ACKNOWLEDGE signal, the EEPROM will serially clocked out an 8-bit data word based on the incremented internal address counter. If the micro-controller needs another data, it sends out an ACKNOWLEDGE signal on the 27th clock cycle. Another 8-bit data word will then be serially clocked out. This sequential read cont

#### (C) RANDOM READ


Random read is a two-steps process. The first step is to initialize the internal address counter with a target read address using a "dummy write" instruction. The second step is a current address read.


To initialize the internal address counter with a target read address, the micro-controller issues a START bit first, follows by a valid device address with the read/write bit (8th) set to "0". The EEPROM will then acknowledge. The micro-controller will then send the address word. Again the EEPROM will acknowledge. Instead of sending a valid written data to the EEPROM, the micro-controller performs a current address read instruction to read the data. Note that once a START bit is issued, the EEPROM will reset the internal programming process and continue to execute the new instruction - which is to read the current address.

乐

1B

1801







🎱 🙆 📥




Figure 10: SCL and SDA Bus Timing

### **Electrical Specifications**

#### (A) Power- Up Requirements

During a power-up sequence, the VCC supplied to the device should monotonically rise from GND to the minimum VCC level, with a slew rate no faster than  $0.05 \text{ V/}\mu\text{s}$  and no slower then 0.1 V/ms. A decoupling cap should be connected to the VCC PAD which is no smaller than 10 nF.

### (B) Device Reset

To prevent inadvertent write operations or any other spurious events from occurring during a power-up sequence, this device includes a Power-on Reset (POR) circuit. Upon power-up, the device will not respond to any commands until the VCC level crosses the internal voltage threshold (V<sub>POR</sub>) that brings the device out of Reset and into Standby mode. The system designer must ensure the instructions are not sent to the device until

the VCC supply has reached a stable value greater than or equal to the minimum VCC level.






Figure 1 1: Power on and Power down

If an event occurs in the system where the VCC level supplied to the device drops below the maximum V<sub>POR</sub> level specified, it is recommended that a full power cycle sequence be performed by first driving the VCC pin to GND, waiting at least the minimum t<sub>POFF</sub> time and then performing a new power-up sequence in compliance with the requirements defined in this section.

## AC CHARACTERISTICS

Symbol	Parameter	1.8 V		2.5V-5.5 V		Unit	
eyer	Falameter	Min	Max	Min	Max		
<b>f</b> <sub>SCL</sub>	Clock frequency, SCL		400		1000	kHz	
t <sub>LOW</sub>	Clock pulse width low	1.3		0.4		μs	
t <sub>HIGH</sub>	Clock pulse width high	0.6		0.4		μs	
tı	Noise suppression time <sup>(1)</sup>		50		50	ns	
t <sub>AA</sub>	Clock low to data out valid	0.2	0.9	0.2	0.55	μs	
t <sub>BUF</sub>	Time the bus must be free before a new transmission can start <sup>(1)</sup>	1.3		0.5		μs	
t <sub>HD.STA</sub>	START hold time	0.6		0.25		μs	
t <sub>su. sta</sub>	START set-up time	0.6		0.25		μs	
t <sub>HD. DAT</sub>	Data in hold time	0		0		μs	
t <sub>su. dat</sub>	Data in set-up time	100		100		ns	
t <sub>R</sub>	Input rise time <sup>(1)</sup>		0.3		0.3	μs	
t <sub>F</sub>	Input fall time <sup>(1)</sup>		300		100	ns	
t <sub>su. sto</sub>	STOP set-up time	0.6		0.25		μs	
t <sub>DH</sub>	Date out hold time	50		50		ns	
t <sub>PWR,R</sub> <sup>(1)</sup>	Vcc slew rate at power up	0.1	50	0.1	50	V/ms	
t <sub>PUP</sub> <sup>(1)</sup>	Time required after VCC is stable before the device can accept commands	100		100		μs	
t <sub>POFF</sub> <sup>(1)</sup>	Minimum time at Vcc=0 V between power cycles	500		500		ms	
t <sub>wR</sub>	Write cycle time		5		5	ms	
Endurance <sup>(1)</sup>	25°C, Page Mode, 3.3V	1,000,000			Write Cycles		

Notes: 1. This Parameter is expected by characterization but is not fully screened by test.


- 2. AC Measurement conditions:
  - RL (Connects to Vcc): 1.3KΩ
  - Input Pulse Voltages: 0.3Vcc to 0.7Vcc

Input and output timing reference Voltages: 0.5Vcc



## **DC CHARACTERISTICS**

Symbol	Parameter	Test Conditions	Min	Typical	Max	Unit s
Vcc1	Power supply V <sub>CC</sub>		1.8		5.5	V
Icc1	Supply read current	V <sub>CC</sub> @ 5.0V SCL = 400 kHz		0.5	1.0	mĄ
Icc2	Supply write current	V <sub>CC</sub> @ 5.0V SCL = 400 kHz		2.0	3.0	mΑ
ISB1	Supply current	V <sub>CC</sub> @ 1.8V, V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>		< 1.0		μĄ
SB2	Supply current	V <sub>CC</sub> @ 2.5V, V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>		< 1.0		μĄ
ISB3	Supply current	$V_{CC} @ 5.0V, V_{IN} = V_{CC} \text{ or } V_{SS}$		< 1.0		μĄ
lı.	Input leakage current	V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>			3.0	μA
Ilo	Output leakage current	VIN = Vcc or Vss			3.0	μĄ
VIL	Input low level		-0.6		$V_{CC} \times \ 0.3$	V
VIH	Input high level		$V_{CC}  imes 0.7$		V <sub>CC</sub> + 0.5	V
Vol1	Output low level	V <sub>CC</sub> @ 1.8V, I <sub>OL</sub> = 0. 15 mA			0.2	V
Vol2	Output low level	V <sub>CC</sub> @ 3.0V, I <sub>OL</sub> = 2. 1 mA			0.4	V



# **Package Information**


1白

N B O L


乐

DIP8

之





🎱 🖉 🚵




	Dimen	sions in Milli	imeters
Symbol	Min	Nom	Max
A			4.31
A1	3.15	3.30	3.65
В	0.38	0.46	0.51
B1	1.27	1.55	1.77
С	0.20	0.25	0.30
D	8.95	9. <mark>4</mark> 0	9.45
Е	6.15	6.20	6.65
E1		7.60	
e		2.54	
L	3.00	3.30	3.60

**TSSOP8** 










Symbol -	Dimensions I	n Millimeters	Dimensions In Inches		
	Min	Max	Min	Max	
D	2.900	3.100	0.114	0.122	
E	4.300	4.500	0.169	0.177	
b	0.190	0.300	0.007	0.012	
С	0.090	0.200	0.004	0.008	
E1	6.250	6.550	0.246	0.258	
A		1.100		0.043	
A2	0.800	1.000	0.031	0.039	
A1	0.020	0.150	0.001	0.006	
e	0.65 (	BSC)	0.026	(BSC)	
L	0.500	0.700	0.020	0.028	
Н	0.25 (TYP)		0.01	(TYP)	
θ	1°	7°	1°	7°	



SOP8



1.27BSC

0.60

1.05 REF

4°

0.70

8°

e

L

L1


θ


0.50

0°



### MSOP8





Symbol	Dimensions In Millimeters		Dimensions In Inches		
	Min	Max	Min	Max	
A	0.820	1.100	0.320	0.043	
A1	0.020	0.150	0.001	0.006	
A2	0.750	0.950	0.030	0.037	
b	0.250	0.380	0.010	0.015	
С	0.090	0.230	0.004	0.009	
D	2.900	3.100	0.114	0.122	
е	0.65 (BSC)		0.026	(BSC)	
E	2.900	3.100	0.114	0.122	
E1	4.750	5.050	0.187	0.199	
L	0.400	0.800	0.016	0.031	
θ	0°	6°	0°	6°	



Statement:

Shenzhen xinbole electronics co., ltd. reserves the right to change the product specifications, without notice! Before placing an order, the customer needs to confirm whether the information obtained is the latest version, and verify the integrity of the relevant information.

Any semiconductor product is liable to fail or malfunction under certain conditions, and the buyer shall be responsible for complying with safety standards in the system design and whole machine manufacturing using Shenzhen xinbole electronics co., ltd products, and take appropriate security measures to avoid the potential risk of failure may result in personal injury or property losses of the situation occurred!

 $\diamond$  Product performance is never ending, Shenzhen xinbole electronics co., ltd will be dedicated to provide customers with better performance, better quality of integrated circuit products.

单击下面可查看定价,库存,交付和生命周期等信息

>>XBLW(芯伯乐)