International **IQR** Rectifier

IRPLLNR5

IRPLLNR5 Wide Range Input Linear Fluorescent Ballast Reference Design Using the IRS2168D

Table of Contents

1. Features

- Drives 1 x 54 W TL5 Lamp
- Input Voltage: 90-305 VAC
- High Power Factor/Low Total Harmonic Distortion
- High Frequency Operation
- Lamp Filament Preheating
- Lamp Fault Protection with Auto-Restart After Lamp Replacement
- Low AC Line Protection
- Lamp End-of-Life Shutdown
- **IRS2168D** HVIC Ballast Controller

2. Description

The IRPLLNR5 reference design is a high efficiency, high power factor, fixed output, electronic ballast designed for driving rapid-start fluorescent lamp types. The design contains an EMI filter, active power factor correction, and a ballast control circuit using the IRS2168D(S)PbF Ballast Control IC. This reference design is intended to ease the evaluation of the IRS2168D, demonstrate PCB layout techniques, and serve as an aid in the development of a production-ready ballast using the IRS2168D.

3. Electrical Characteristics

Table 3.1: Ballast Parameters

Table 3.2: PFC Data

Fig. 2: PFC and THD Performances versus Input Voltage

4. Fault Protection Characteristics

5. IRPLLNR5 Schematics

Fig. 3: Schematic Diagram, IRS2168D, Single Lamp, Voltage Mode Heating

6. PCB Component Placement Diagram and Board Fabrication

Fig. 4: PCB Component Placement Diagram

Board Fabrication

7. Bill of Material and Inductor Specification

Table 1: Bill of Material

Lamp type: 54 W TL5; Line Input Voltage: 80-305 VAC

Note 1: Different lamp types require different frequency programming components. Note 2: CEOL and CSD values can be increased up to 470 nF to increase noise immunity. Note 3: REOL4 value can be increased to 33 kΩ for a more sensitive lamp end-of-life detection

Fig. 5: Power Factor Inductor Specification

Fig. 6: Resonant Inductor Specification

8. Functional Description

The IRPLLNR5 reference design consists of an EMI filter, an active power factor correction section, a ballast control section, and a resonant lamp output stage. The active power factor correction section is a boost converter operating in critical conduction, free-running frequency mode. The ballast control section provides frequency modulation control of a traditional RCL lamp resonant output circuit and is easily adaptable to a wide variety of lamp types. The ballast control section also provides the necessary circuitry to perform lamp fault detection, shutdown, and auto-restart.

Reference Design Overview

This demo-board is designed for a single 54 W TL5 lamp with voltage mode heating. TL5 lamps are popular due to their low profile and high lumen/watt output. These lamps, however, can be more difficult to control due to their higher ignition and running voltages. A typical ballast output stage using current-mode filament heating (filament placed inside L-C tank) will result in excessive filament current during running. The output stage has therefore been configured for voltage-mode filament heating using secondary windings off of the resonant inductor LRES. The lamp has been placed outside the underdamped resonant circuit loop, which consist of LRES and CRES. The filament heating during preheat can be adjusted with the capacitors CH1 and CH2. The result is a more flexible ballast output stage necessary for fulfilling the lamp requirements. The DC blocking capacitor, CDC, is also placed outside the under-damped resonant circuit loop such that it does not influence the natural resonance frequency of LRES and CRES. The snubber capacitor, CSNUB, serves as EMI reduction and a charge pump for supplying the IRS2168D.

The IRS2168D ballast control IC is used to program the ballast operating points and protect the ballast against conditions such as lamp strike failures, low DC bus or lamp failure during normal operations. It is also used to regulate the DC bus and for power factor correction to give high power factor and low harmonic distortion of the ballast AC input current.

Power Factor Correction Section

The power factor correction section contained in the IRS2168D controls a boost topology circuit operating in critical conduction mode. This topology is designed to step-up and regulate the output DC bus voltage while drawing sinusoidal current from the line (low THD) which is "in phase" with the AC input line voltage. The power factor correction section also includes over-current protection of the boost MOSFET to prevent damage that can occur during boost inductor saturation.

Ballast Control Section

The ballast control section of the IRS2168D ballast control IC contains an oscillator, a high-voltage half-bridge gate driver, and lamp fault protection circuitry. Please refer to the datasheet of this IC for the block diagram and the state diagram. The following is a breakdown of the different modes of operation for the ballast.

Startup Mode

When power is initially applied to the ballast, the voltage on the VCC pin of the IRS2168D begins to increase. The voltage for the IRS2168D is derived from the current supplied from the rectified AC line through the startup resistor RSUPPLY. During this initial startup when the VCC voltage of the IRS2168D is below the rising under-voltage lock-out threshold (UVLO+), the IC is in UVLO Mode and draws micro-power current at VCC. The micro-power current of the IRS2168D allows for the use of a large value, low-wattage startup resistor (RSUPPLY). When the voltage on the IRS2168D reaches the rising under-voltage lockout threshold (12.5 V), the gate driver oscillator is enabled (this assumes that there are no fault conditions) and drives the half-bridge output MOSFETs (MHS and MLS). When the half-bridge is oscillating, capacitor CSNUB, diodes DCP1 and DCP2 form a snubber/charge pump circuit which limits the rise and fall time at the half-bridge output and also supplies the current to charge capacitor CVCC2 to the VCC clamp voltage (approx. 15.6 V). When the rising under-voltage lockout threshold of the IRS2168D is reached, the power factor control output also starts to oscillate and drives MOSFET MPFC to boost and regulate the bus voltage to 500 V DC.

Preheat Mode

When the ballast reaches the end of the UVLO mode, the Preheat Mode is entered. At this point, the ballast control oscillator of the IRS2168D has begun to operate and the half-bridge output is driving the resonant load (lamp) circuit.

There is an initial startup frequency that is higher than the preheat frequency that lasts for only a short duration. This is done to ensure that the initial voltage appearing across the lamp at the startup of oscillation does not exceed the minimum lamp ignition voltage. If, at the initiation of oscillation of the half-bridge, the voltage across the lamp is large enough, a visible undesired flash of the lamp can occur. This in effect is a cold strike of the lamp and can shorten the life of the lamp.

The ballast control section oscillator of the IRS2168D consists of an internal timing capacitor and an external timing resistor (RFMIN). Resistors RFMIN and RPH program a current that determines the ramp up time of the internal timing capacitor. The preheat frequency is determined by the equivalent resistance formed by the parallel combination of RFMIN and RPH. The preheat frequency is selected such that the voltage appearing across the lamp is below the minimum lamp ignition voltage while supplying enough current to preheat the lamp filaments to their correct emission temperature within the Preheat Mode time period. The preheating of the lamp filaments is performed using voltage mode heating that consists of a constant voltage across the lamp filaments. The waveform in Figure 7 shows the CPH voltage and lamp voltage during normal Preheat, Ignition, and Run Modes. Figure 8 shows the half-bridge voltage (VS pin) during Preheat Mode.

Fig. 7: CPH Pin Voltage (Black) and Lamp Voltage (Blue) During Normal Preheat, Ignition and Run Modes

Fig. 8: Half-Bridge Mid-Point Voltage (VS Pin) During Preheat Mode

Fig. 9: Oscillator Frequency versus Time During Normal Operating Conditions

Figure 9 shows a plot of the half-bridge oscillation frequency as a function of time for normal Preheat, Ignition and Run ballast operating modes. The duration of the Preheat Mode, as well as all ballast operating modes, are determined by the voltage on the CPH pin of the IRS2168D. At the end of UVLO Mode, Preheat Mode is entered and the external capacitor at the CPH pin of the IRS2168D begins to charge through the external resistor (RCPH) from CPH to VCC. The ballast remains in Preheat Mode until the voltage on the CPH pin exceeds the End-of-Preheat Mode threshold of $0.67(V_{CC})$, at which time the ballast then enters Ignition Mode.

Ignition Mode

When the IC enters Ignition Mode, CPH is discharged quickly to $0.33(V_{CC})$ and RPH is disconnected from COM via an internal MOSFET at the RPH pin. CPH begins to charge up again from $0.33(V_{CC})$ and the frequency begins to ramp down to the run frequency at a rate determined by the time constant RPH(CVCO). During this ramping downward of the frequency, the voltage across the lamp increases in magnitude as the frequency approaches the resonant frequency of the LC load circuit until the lamp ignition voltage is exceeded and the lamp ignites. The maximum ignition voltage that can be generated is determined from the value of RCS, and the ignition frequency must be higher than the run frequency so that the frequency sweeps through the resonance frequency to ensure lamp ignition. If the lamp does not ignite, then the ignition regulation feature of the IRS2168D will regulate the ballast output voltage to a constant level (programmed by RCS) for the duration of Ignition Mode. Figure 10 shows the lamp voltage during ignition ramp and ignition regulation during a lamp non-strike condition.

During Ignition Mode, the voltage on the CPH pin of the IRS2168D continues to ramp up until the voltage at the CPH pin exceeds $0.67(V_{\text{CC}})$ a second time and the IC enters Run Mode. The over-current fault counter is disabled during Ignition Mode due to the ignition regulation feature and enabled again at the start of Run Mode. During a lamp non-strike condition, the ignition voltage will be regulated for the duration of Ignition Mode and then unregulated during Run Mode. This means that the ignition voltage will increase slightly after Ignition Mode (as the frequency decreases towards the run frequency) until the fault counter times out, after 65 cycles above the over-current threshold, and the ballast shuts off. The amount of frequency shift and resulting voltage increase is determined by the value of CVCO. The 5 V shutdown threshold at the SD pin is also disabled during Ignition Mode and enabled again at the start of Run Mode. A full explanation of the functionality of the over-current sensing and shutdown functions are in the Fault Mode section.

Run Mode

During Run Mode and after a successful lamp ignition, the frequency is at the final run frequency and is determined by RFMIN. The 1 V and 3 V end-of-life (EOL) window comparator at the SD/EOL pin, the 5 V unlatched shutdown threshold at the SD/EOL pin, and the fault counter at the CS pin, are all enabled in Run Mode. A functional description of the over-current sensing and end-of-life sensing is given in the Fault Mode section.

The Run Mode frequency (Figure 11) is that at which the lamp is driven to the lamp manufacturer's recommended lamp power rating. The running frequency of the lamp resonant output stage for selected component values is defined as,

$$
f_{run} = \frac{1}{2\pi} \sqrt{\frac{1}{LC} - 2\left(\frac{P_{Lamp}}{CV^2_{Lamp}}\right)^2 + \sqrt{\left[\frac{1}{LC} - 2\left(\frac{P_{Lamp}}{CV^2_{Lamp}}\right)^2\right]^2 - 4\frac{1 - \left(\frac{2V_{DCbus}}{V_{Lamp}}\right)^2}{L^2C^2}}
$$

where,

Normal Power Down

A normal power down occurs when the AC line voltage is disconnected from the ballast. When this occurs, the voltage on the VBUS pin of the IRS2168D drops below the VBUS pin under-voltage reset threshold of 3 V. This will cause VCC to be discharged internally to UVLO- (10.5 V). The IC enters

UVLO Mode and the PFC and ballast oscillators are disabled, the PFC and half-bridge driver outputs (PFC, LO, and HO) are turned off, and the IRS2168D consumes micro-power current at VCC.

Lamp Removal and Auto-Restart

Resistors RPU, RSD and capacitor CSD1 form a divider/filter network used to detect an open lower lamp filament and/or lamp replacement. Under normal conditions, the voltage across CSD1 is close to zero. If the lower filament becomes open or the lamp is removed, however, the voltage at the SD pin increases above the 5 V threshold and causes the IC to shutdown (Figure 12). The ballast remains shutdown until a lamp replacement is performed. If the lamp is replaced with a lamp with a good lower filament, the voltage on the SD pin of the IRS2168D drops back below the 3 V threshold and the ballast will restart in Preheat Mode. The ballast will go through the Preheat, Ignition, and Run Mode sequences each time a restart is performed. Note that the SD pin of the IRS2168D is active during Preheat and Run Modes and is disabled during Ignition Mode.

Fault Mode

When a fault is detected at the CS pin or SD/EOL pin, the IC will enter Fault Mode. During Fault Mode, the ballast section and PFC section are both shutdown. The DC bus voltage will drop to the non-boosted peak AC line voltage level. There are several lamp fault conditions that can cause the IC to enter into Fault Mode. These include: hard-switching at the half-bridge mid-point (open load), overcurrent (non-strike), lamp voltage shift (end-of-life), and lamp removal (SD/EOL pin). Resistor RCS in the source lead of the low-side MOSFET (MLS) serves as the current-sensing point for the half-bridge, and is used to detect hard-switching or over-current. During normal operation when the half-bridge is oscillating, a voltage appears across RCS when the low-side MOSFET, MLS, is turned on. The magnitude of this voltage directly relates to the current in the lamp resonant circuit.

If at any time during Preheat Mode or Run Mode the voltage across resistor RCS rises above the overcurrent threshold (1.25 V) for 65 events, the PFC and half-bridge MOSFETs, (MPFC, MHS and MLS) are turned off and the ballast goes into Fault Mode. During the Ignition Mode, the over-current is disabled and the ignition regulation feature limits the maximum current flowing in the resonant tank and half-bridge. An over-current condition can occur if the lamp fails to ignite or the lamp is broken (an open circuit cathode or broken lamp). If a cathode is broken (open circuit), the half-bridge output hard-switches. Each time the low-side MOSFET (MLS) is turned on, a large current pulse occurs and thus a large voltage pulse occurs across resistor RCS signaling a fault. The ballast will remain in Fault Mode until the AC line voltage is reset or a lamp replacement is performed.

During an end-of-life lamp fault condition, the lamp voltage can increase or decrease asymmetrically. The resulting excessive voltage across the lamp filaments can cause the lamp ends to reach temperatures high enough to melt the tube glass. The lamp can then fall out of the fixture and cause harm or damage. To protect against this condition, resistors REOL1, REOL2, REOL3, REOL4, and zener diodes DEOL1 and DEOL2, are used for end-of-life protection. The end-of-life window comparator at the SD/EOL pin is enabled in Run Mode. If the voltage on SD/EOL pin falls outside the range of the internal $1 V - 3 V$ window comparator, the IC will enter Fault Mode. The SD/EOL pin is internally biased at 2 V with an internal +/-10 µA OTA. The value of REOL4, DEOL1 and DEOL2 are selected such that the SD/EOL pin remains at 2 V during normal operation, but increases above 3 V or decreases below 1 V during an end-of-life fault condition. The lamp voltage end-of-life threshold can be adjusted by changing the value of resistor REOL4 and/or zener diodes DEOL1 and DEOL2. A threshold of 30% higher than the nominal running lamp voltage is typical.

PFC Control Section

The IRS2168D contains control circuitry for driving a boost-type power factor correction (PFC) circuit. This is necessary for producing sinusoidal input current at the mains input that is "in phase" with the mains voltage and contains minimal total harmonic distortion (THD). It is also convenient to use the boost converter to regulate the DC bus voltage to a constant DC level. The PFC control is achieved using five control pins. The DC bus voltage is sensed with a resistor divider at the VBUS pin. The loop compensation speed is programmed with an external capacitor at the COMP pin. The cycle-by-cycle zero-crossing of the boost inductor current is detected at the ZX pin. The gate drive for the boost MOSFET is provided by the PFC pin. The cycle-by-cycle over-current protection is performed by the OC pin. The following waveforms show the operation of the PFC at 120 VAC (Figure 13) and 290 V AC (Figure 14) input line conditions.

Fig. 13: AC Input Current (Green) and AC Input Voltage (Blue) at 120 VAC

Fig. 14: AC Input Current (Green) and AC Input Voltage (Blue) at 290 VAC

PFC Over-Current Protection

The PFC section includes cycle-by-cycle over-current protection. The OC pin senses the current in the PFC MOSFET via an external sense resistor (ROC). Should the voltage across this resistor exceed the internal threshold (1.25 V typical), the PFC MOSFET will turn off to limit the instantaneous current

and will turn on again at the next zero-crossing of the inductor current as detected by the ZX pin. This over-current condition can occur, for example, during a low-line condition (Figure 15). As the AC line decreases, the PFC inductor and MOSFET current will increase to keep the DC bus constant for a given power level. When the peak current reaches the over-current threshold, the cycle-by-cycle current limit will cause the peak of the MOSFET current to flatten and the DC bus to start to drop. This current limit is necessary to prevent saturation of the PFC inductor current and to protect the PFC MOSFET from being damaged.

Fig. 15: OC Pin Voltage (Black) and DC Bus Voltage (Green) During Low-Line Condition

Brown-Out Protection

The IRS2168D includes an under-voltage reset (UVR) function at the VBUS pin. Should the DC bus decrease too far during a momentary interrupt of the mains input voltage, the ballast should be properly shutdown and restarted. This will prevent the lamp from extinguishing and will properly preheat and restart the lamp when the mains voltage returns. If the VBUS pin voltage decreases below 3 V, the PFC and half-bridge gate drivers will be turned off and VCC will be discharged to UVLO-. The ballast will then be restarted via the RSUPPLY resistor when the mains voltage reaches a high enough level again (Figure 16).

Momentary Interruption of the Mains

单击下面可查看定价,库存,交付和生命周期等信息

[>>Infineon Technologies\(英飞凌\)](https://www.oneyac.com/brand/990.html)