

Application Notes: AN_SY8213

High Efficiency Fast Response, 3A, 30V Input Synchronous Step Down Regulator

General Description

SY8213 develops a high efficiency synchronous stepdown DC-DC converter capable of delivering 3A output current. SY8213 operates over a wide input voltage range from 4.5V to 30V and integrates main switch and synchronous switch with very low $R_{DS(ON)}$ to minimize the conduction loss.

SY8213 adopts the proprietary instant PWM architecture to achieve fast transient responses for high step down applications and high efficiency at light loads. In addition, it operates at pseudo-constant frequency of 500kHz under continuous conduction mode to minimize the size of inductor and capacitor.

Ordering Information

SY8213 □(□□)□

Temperature Code Package Code Optional Spec Code

Temperature Range: -40°C to 85°C						
Ordering Number	Package type	Note				
SY8213FCC	SO8E					

Features

- Low $R_{DS(ON)}$ for internal switches (top/bottom): 90/60 m Ω
- 4.5-30V input voltage range
- Instant PWM architecture to achieve fast transient responses
- External softstart limits the inrush current
- Pseudo-constant frequency: 500kHz
- 3A continuous load current capability
- 1.5% 0.6V reference
- Output over current limit
- Output short circuit protection with current fold back
- Thermal shutdown and auto recovery
- RoHS Compliant and Halogen Free
- Compact package: SO8E

Applications

- LCD-TVSet 1 op Box
- Notebook
- High power AP router
- LCD Monitor
- DVR/NVR
- DVR/INAS

Typical Applications





Figure 1. Schematic Diagram





Pinout (top view)



Top Mark: AJYxyz (device code: AJY, x=year code, y=week code, z= lot number code)

Pin Name	Pin Number	Pin Description
EN	3	Enable control.
BS	1	Boot-Strap Pin. Supply high side gate driver. Decouple this pin to LX pin with 0.1uF ceramic cap.
LX	2	Inductor pin. Connect this pin to the switching node of inductor
VCC	6	Internal 3.3V LDO output. Power supply for internal analog circuits and driving circuit. Add a 1uF bypass capacitor between this pin and GND.
SVIN	7	Analog supply input. Bypass a 1uF capacitor to ground.
PVIN	8	Power supply input. Decouple this pin to GND pin with at least 10uF ceramic cap
FB	5	Output Feedback Pin. Connect this pin to the center point of the output resistor divider (as shown in Figure 1) to program the output voltage: Vout=0.6*(1+R1/R2)
GND	Exposed Paddle	Ground pin.
SS	4	Softstart programming pin. Connect a capacitor from this pin to ground to program the softstart time. Tss(ms)=Css(nF)*0.6(V)/10(uA)

Absolute Maximum Ratings (Note 1)

8
PVIN, SVIN, LX, BS, ENV
VCC, FB, SS, BS-LXV
Power Dissipation, PD @ TA = 25°C SO8E3.3W
Package Thermal Resistance (Note 2)
θ JA30°C/W
θ JC10°C/W
Junction Temperature Range40°C to 150°C
Lead Temperature (Soldering, 10 sec.) 260°C
Storage Temperature Range65°C to 150°C

Recommended Operating Conditions (Note 3)

Supply Input Voltage 4.5V to 3	50V
Junction Temperature Range40°C to 12	5°C
Ambient Temperature Range40°C to 8	5°C



Electrical Characteristics

(VIN = 12V, VOUT = 5V, COUT = 47 μ F, TA = 25°C, IOUT = 1A unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Voltage Range	V _{IN}		4.5		30	V
Quiescent Current	IQ	IOUT=0, V _{FB} =V _{REF} *105%		200		μA
Shutdown Current	I _{SHDN}	EN=0		5	10	μA
Feedback Reference	V _{REF}		0.591	0.6	0.609	V
Voltage						
FB Input Current	I _{FB}	V _{FB} =V _{CC}	-50		50	nA
Top FET RON	R _{DS(ON)1}			90		mΩ
Bottom FET RON	R _{DS(ON)2}			60		mΩ
Bottom FET Current	I _{LIM}		4			A
Limit						
EN falling threshold	V _{ENL}		1.1	1.2	1.3	V
EN threshold hysteresis	V _{EN,HYS}			0.1		V
Input UVLO threshold	V _{UVLO}				4	V
UVLO hysteresis	V _{HYS}			0.2		V
Oscillator Frequency	F _{OSC}	I _{OUT} =200mA		0.5		MHz
Min ON Time				80		ns
Min OFF Time				120		ns
Internal LDO Output	V _{VCC}	V _{IN} =4V	3.2	3.3	3.4	V
Thermal Shutdown	T _{SD}			160		°C
Temperature						
Thermal Shutdown	T _{SD,HYS}			20		°C
Hysteresis						


Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ JA is measured in the natural convection at $T_A = 25^{\circ}C$ on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Paddle of SO8E packages is the case position for θ JC measurement.

Note 3: The device is not guaranteed to function outside its operating conditions.





Function Block







Typical Performance Characteristics












Time (2ms/div)



Time (2ms/div)



Operation

SY8213 is a synchronous buck regulator IC that integrates the PWM control, top and bottom switches on the same die to minimize the switching transition loss and conduction loss. With ultra low Rds(on) power switches and proprietary PWM control, this regulator IC can achieve the highest efficiency and the highest switch frequency simultaneously to minimize the external inductor and capacitor size, and thus achieving the minimum solution footprint.

SY8213 provides protection functions such as cycle by cycle current limiting and thermal shutdown protection. SY8213 will sense the output voltage conditions for the fault protection.

Applications Information

Because of the high integration in the SY8213 IC, the application circuit based on this regulator IC is rather simple. Only input capacitor C_{IN} , output capacitor C_{OUT} , output inductor L and feedback resistors (R_1 and R_2) need to be selected for the targeted applications specifications.

Feedback resistor dividers R1 and R2:

Choose R_1 and R_2 to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both R_1 and R_2 . A value of between $10k\Omega$ and $1M\Omega$ is highly recommended for both resistors. If Vout is 3.3V, $R_1=100k$ is chosen, then using following equation, R_2 can be calculated to be 22.1k:

$$R_{2} = \frac{0.6V}{V_{OUT} - 0.6V} R_{1}.$$

$$R_{1}$$

$$R_{1}$$

$$R_{2}$$

$$R_{2}$$


Input capacitor CIN:

The ripple current through input capacitor is calculated as:

$$I_{_{\text{CIN}_\text{RMS}}} = I_{_{\text{OUT}}} \cdot \sqrt{D(1-D)}$$

To minimize the potential noise problem, place a typical X5R or better grade ceramic capacitor really close to the PVIN and GND pins. Care should be taken to minimize the loop area formed by C_{IN} , and

PVIN/GND pins. In this case, a 10uF low ESR ceramic capacitor is recommended.



The internal analog circuit is powered from SVIN. To avoid the noise issue, a 1uF ceramic capacitor connected closely from SVIN to GND is recommended. An RC filter can also be added from power input to SVIN.

Output capacitor Cour:

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For the best performance, it is recommended to use X5R or better grade ceramic capacitor greater than 47uF capacitance.

Output inductor L:

There are several considerations in choosing this inductor.

 Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$\mathbf{L} = \frac{\mathbf{V}_{\text{OUT}} (1 - \mathbf{V}_{\text{OUT}} / \mathbf{V}_{\text{IN, MAX}})}{\mathbf{F}_{\text{SW}} \times \mathbf{I}_{\text{OUT, MAX}} \times 40\%}$$

where Fsw is the switching frequency and $I_{\rm OUT,MAX}$ is the maximum load current.

The SY8213 regulator IC is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

Isat, MIN > IOUT, MAX +
$$\frac{V_{OUT}(1-V_{OUT}/V_{IN,MAX})}{2 \cdot F_{SW} \cdot L}$$

 The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is

7

AN_SY8213 Rev. 0.9 Silergy Corp. Confidential- Prepared for Customer Use Only

Vout



desirable to choose an inductor with DCR<10m Ω to achieve a good overall efficiency.

Soft-start

Connect a capacitor from softstart programming pin to ground to program the softstart time.

Tss(ms)=Css(nF)*0.6(V)/10(uA)

Enable Operation

Pulling the EN pin low (<1.2V) will shut down the device. During shutdown mode, the SY8213 shutdown current drops to lower than 5uA, Driving the EN pin high (>1.3V) will turn on the IC again.

External Boostrap Cap

This capacitor provides the gate driver voltage for internal high side MOSEFET. A 100nF low ESR ceramic capacitor connected between BS pin and LX pin is recommended.



VCC LDO


The 3.3V LDO is for internal analog circuit and driving circuit. Bypass this pin to ground with a 1uF ceramic capacitor. The VCC LDO is capable of sourcing 20mA current.



Load Transient Considerations:

The SY8213 regulator IC adopts the instant PWM architecture to achieve good stability and fast transient

responses. In applications with high step load current, adding an RC network R_{FF} and C_{FF} parallel with R1 may further speed up the load transient responses.



Layout Design:

The layout design of SY8213 regulator is relatively simple. For the best efficiency and minimum noise problem, we should place the following components close to the IC: C_{IN} , C_{VCC} L, R1 and R2. 1) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance. If the board space allowed, a


2) C_{IN} must be close to IN and GND Pins. The loop area formed by C_{IN} and GND must be minimized.

ground plane is highly desirable.

3) The PCB copper area associated with LX pin must be minimized to avoid the potential noise problem.


4) The components R_1 and R_2 , and the trace connecting to the FB pin must NOT be adjacent to the LX net on the PCB layout to avoid the noise problem.


5) If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the IN pin is connected directly to a power source such as a Li-Ion battery, it is desirable to add a pull down 1Mohm resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.





SO8E Package outline & PCB layout design







单击下面可查看定价,库存,交付和生命周期等信息

>>SILERGY(矽力杰)