### Not recommended for new designs. No replacement is available

# International **TOR** Rectifier

June 7, 2010 Datasheet No – PD 97420

### IRS21858SPBF High(Dual Mode) Side Driver

#### Features

- High side programmable ramp gate drive
- High side generic gate driver integrated using the same high side output pin
- Additional high side generic gate driver
- Under voltage lockout for VCC & VBS
- 5V input logic compatible
- Tolerant to negative transient voltage on VS
- RoHS compliant

#### Product Summary

Topology	PDP
V <sub>OFFSET</sub>	≤ 600 V
I <sub>o+</sub> & I <sub>o-</sub> (typical)	290mA & 600mA
t <sub>on</sub> & t <sub>off</sub> (typical)	160ns & 160ns

#### **Package Options**




Table of Contents	Page
Description	3
Simplified Block Diagram	4
Typical Application Diagram	5
Qualification Information	6
Absolute Maximum Ratings	7
Recommended Operating Conditions	7
Static Electrical Characteristics	8
Dynamic Electrical Characteristics	9
Timing Diagram and logic truth table	10
Input/Output Pin Equivalent Circuit Diagram	14
Lead Definitions	15
Lead Assignments	15
Package Details	16
Tape and Reel Details	17
Part Marking Information	18
Ordering information	19


#### Description

The IRS21858 is high voltage and programmable ramp slope control gate driver for MOSFET and IGBT with single high side dual mode driver and additional generic gate driver. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with 5V standard CMOS or LSTTL output. The output driver features a programmable slope control by external R and input signal. The floating channels can be used to drive an N-channel power MOSFET or IGBT in the high side configuration, which operates up to 600 volts above the COM ground.

### **Simplified Block Diagram**



### **Typical Connection Diagrams**



Linear Ramp driver's connection diagram (Dual slope)

#### **Qualification Information**<sup>†</sup>

		Industrial <sup>††</sup>	
Qualification Level		Comments: This family of ICs has passed JEDEC's Industrial qualification. IR's Consumer qualification level is granted by extension of the higher Industrial level.	
Moisture Sensitivity	Level	MSL2 <sup>†††</sup> 260°C (per IPC/JEDEC J-STD-020)	
ESD	Machine Model	Class B (per JEDEC standard JESD22-A115)	
ESD	Human Body Model	Class 2 (per EIA/JEDEC standard EIA/JESD22-A114)	
IC Latch-Up Test		Class I , Level A (per JESD78)	
RoHS Compliant Yes		Yes	

+ Qualification standards can be found at International Rectifier's web site http://www.irf.com/

++ Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information.

+++ Higher MSL ratings may be available for the specific package types listed here. Please contact your International Rectifier sales representative for further information.

#### **Absolute Maximum Ratings**

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM.

Symbol	Definition	Min	Max	Units
V <sub>CC</sub>	Low side supply voltage	-0.3	25	V
V <sub>IN</sub>	Logic input voltage (HIN1, HIN2, HIN3)	COM-0.3	VCC +0.3	V
V <sub>VSE</sub> , V <sub>VREF</sub>	High side inputs voltage	VS-0.3	VB+0.3	V
V <sub>RES1</sub> , V <sub>RES2</sub>	High side inputs voltage	VS-0.3	VB+0.3	V
V <sub>B</sub>	High side floating well supply voltage	-0.3	625	V
Vs	High side floating well supply return voltage	VB-25	VB+0.3	V
V <sub>HO</sub>	Floating gate drive output voltage	VS-0.3	VB+0.3	V
V <sub>HO3</sub>	Floating gate drive output voltage	VS-0.3	VB+0.3	V
dV <sub>S</sub> /dt	Allowable VS offset supply transient relative to COM	-	50	V/ns
PD	Package Power Dissipation @ TA<=+25°C	-	1.0	W
R <sub>0JA</sub>	Thermal Resistance, Junction to Ambient	-	120	°C/W
ΤJ	Junction Temperature	-55	150	°C
Τs	Storage Temperature	-55	150	°C
ΤL	Lead temperature (Soldering, 10 seconds)	-	300	С°

#### **Recommended Operating Conditions**

For proper operation, the device should be used within the recommended conditions. All voltage parameters are absolute voltages <u>referenced to COM</u>. The offset rating are tested with supplies of (VCC-COM) = (VB-VS)=15V.

Symbol	Definition	Min	Max	Units
V <sub>CC</sub>	Low side supply voltage	10	20	V
V <sub>IN</sub>	HIN1, HIN2, LIN3 input voltage	COM	V <sub>CC</sub>	V
V <sub>HO3</sub>	High side gate drive output voltage	Vs	V <sub>B</sub>	V
V <sub>B</sub>	High side floating well supply voltage	V <sub>s</sub> +10	V <sub>S</sub> +20	V
V <sub>RES1,RES2</sub>	RES input voltage	Vs	V <sub>B</sub>	V
$V_{VREF, VSE}$	VREF and VSE input voltage	Vs	V <sub>B</sub> -3	V
Vs	High side floating well supply offset voltage	Note2	600	V
V <sub>HO</sub>	Floating gate drive output voltage	Vs	V <sub>B</sub>	V
R <sub>RES1</sub>	RES1 resistor	50	300	kΩ
R <sub>RES2</sub>	RES2 resistor	2.5	300	kΩ
T <sub>A</sub>	Ambient Temperature	-40	125	°C

† V<sub>S</sub> and V<sub>B</sub> voltages will be tolerant to short negative transient spikes. These will be defined and specified in the future.

++ Logic operation for Vs of -5 to 600V. Logic state held for Vs of -5V to -V<sub>BS</sub>. (Please refer to Design Tip DT97-3 for more details).

#### Static Electrical Characteristics (All values are target data)

(VCC-COM) = (VB-VS)=15V. TA = 25°C. The VIN, VIN TH and IIN parameters are referenced to COM. The Vo and Io parameters are referenced to VS and are applicable to the respective output leads HO, HO3. The V<sub>CCUV</sub> parameters are referenced to COM. The V<sub>BSUV</sub> parameters are referenced to V<sub>S</sub>.

Symbol	Definition	Min	Тур	Max	Units	Test Conditions
V <sub>CCUV</sub> +	V <sub>CC</sub> supply undervoltage positive going threshold	8.0	8.9	9.8		
V <sub>CCUV</sub> -	V <sub>CC</sub> supply undervoltage negative going threshold	7.4	8.2	9.0		
V <sub>BSUV+</sub>	V <sub>BS</sub> supply undervoltage positive going threshold	8.0	8.9	9.8	V	
V <sub>BSUV-</sub>	V <sub>BS</sub> supply undervoltage negative going threshold	7.4	8.2	9.0		
I <sub>LK</sub>	High side floating well offset supply leakage current			50	μA	VB = VS = 600V
I <sub>QBS</sub>	Quiescent VBS supply current		2.5	3.75	mA	IN1, 2 = 5V
	Questent voo supply current		1.45	2.2		IN1, 2 = 0V
I <sub>QCC</sub>	Quiescent VCC supply current		120	250	μA	IN1,2,3 = 0V or 5V
V <sub>IH</sub>	Logic "1" input voltage	3.5				
VIL	Logic "0" input voltage			0.8	V	
lin+	Logic "1" input bias current		10			VIN =5V
lin -	Logic "0" input bias current		0		μA	VIN =0V
Іо+_ но,ноз	Output high short circuit pulsed current		290			Vo=15V,Vıℕ=5V, PW<=10us
Іо но,ноз	Output low short circuit pulsed current		600		mA	Vo=0V,Vin=0V, PW<=10us
V <sub>OL</sub> HO, HO3	Low level output voltage		30	110	mV	lo=2mA
V <sub>OH</sub> но, ноз	High level output voltage, Vbias-Vo		50	130	mV	lo=2mA

#### Dynamic Electrical Characteristics (All values are target data)

(VCC-COM)= (VB-VS)=15V. T<sub>A</sub> = 25°C. C<sub>L</sub> = 1000pF unless otherwise specified. All parameters are reference to COM.

Symbol	Definition	Min	Тур	Max	Units	Test Conditions	
Internal O	perational Amplifier Characteristic						
t <sub>ref_ln_ramp1</sub>	Vref Falling time of Linear ramp reference 9V to 2V		277.8		μs	GBD* C <sub>REF</sub> =1nF, V <sub>SE</sub> open, R <sub>RES1</sub> =100K, HIN1=5V, HIN2=com	
t <sub>ref_ln_ramp2</sub>	Vref Falling time of Linear ramp reference 9V to 2V		14		μs	GBD* C <sub>REF</sub> =1nF, V <sub>SE</sub> open, R <sub>RES2</sub> =4.99K, HIN1=5V, HIN2=5V	
I ref_In_ramp1	Vref DC current of Linear ramp reference at 5V	22.68	25.2	27.72	uA	C <sub>REF</sub> =1nF, V <sub>SE</sub> open, R <sub>RES1</sub> =100K, HIN1=5V, HIN2=com	
<sub>ref_ln_ramp2</sub>	Vref DC current of Linear ramp reference at 5V	450	500	550	uA	C <sub>REF</sub> =1nF, V <sub>SE</sub> open, R <sub>RES2</sub> =4.99K, HIN1=5V, HIN2=5V	
Gm	OTA transconductance		12		mS	CL_HO=1nF, R <sub>RES1,2</sub> open	
G <sub>open loop</sub>	Open loop gain	45	60		dB	Cc =1nF, R <sub>RES1,2</sub> open	
$\mathrm{BW}_{\mathrm{SS}}$	Small signal bandwidth		3.5		MHz	Cc =1nF, R <sub>RES1,2</sub> open	
V <sub>os</sub>	Input offset voltage		20		mV	R <sub>RES1,2</sub> open	
HO <sub>SR+</sub>	Output positive slew rate		4.5		V/µs	CL_HO=1nF, R <sub>RES1,2</sub> open	
CMRR	Common mode rejection ratio	50	65		dB	R <sub>RES1,2</sub> open	
PSRR	Power supply rejection ratio	50	65		dB	R <sub>RES1,2</sub> open	
Propagati	on Delay Characteristics						
t <sub>on</sub>	Turn-on delay (HO, HO3)		160	260			
t <sub>off</sub>	Turn-off delay (HO, HO3)		160	260			
t r	Turn-on rise from 10% to 90%		60	110	ns	Gate Drive Mode C <sub>L</sub> =1nF	
t f	Turn-off fall from 90% to 10%		20	50			
MT	Delay matching, HO & HO3 turn- on/off			50			

GBD\*: Guaranteed by design




Figure 1A Input/Output Timing Diagram: Linear Ramp (Dual slope)

VREF VSE	
HIN1	
HIN2	
HIN3	
НО	
HO3	

Figure 1B

Input/Output Timing Diagram : HO/HO3 outputs

### Logic Truth Table

HIN1	HIN2	HIN3	OTA of HO	Gate driver of HO	Gate driver of HO3
0	0	0	High impedance (HIZ)	0	0
0	0	1	High impedance (HIZ)	0	1
0	1	0	High impedance (HIZ)	1	0
0	1	1	High impedance (HIZ)	1	1
1	0	0	Linear ramp rate controlled by RES1	High impedance (HIZ)	0
1	0	1	Linear ramp rate controlled by RES1	High impedance (HIZ)	1
1	1	0	Linear ramp rate controlled by RES2	High impedance (HIZ)	0
1	1	1	Linear ramp rate controlled by RES2	High impedance (HIZ)	1
1	Step(0/1)	1 or 0	Stepwise linear (Dual slope)	High impedance (HIZ)	1 or 0




Figure 2 Timing Definitions of V<sub>REF</sub>




Figure 3 Switching Time Waveform Definitions of HO and HO3






Figure 4 Delay Matching Waveform Definitions



### Lead Definitions


PIN#	Symbol	Description
1	VCC	Low side supply voltage
2	COM	Low side supply return
3	HIN3	Logic input for high side gate driver output
4	HIN1	Logic input for HO ramp reference control
5	HIN2	Logic input for high side gate driver outputs, in phase
6	NC	No Connection
7	NC	No Connection
8	NC	No Connection
9	VREF	External programmable R/C input for ramp generation
10	VS	High side gate drive floating supply return
11	RES1	Adjustable current source resistor input
12	RES2	Adjustable current source resistor input
13	VSE	Voltage sense input
14	НО	High side gate driver output
15	HO3	High side gate driver output
16	VB	High side gate drive floating supply

### Lead Assignments




15

#### Package Details: SOIC16N




### Tape and Reel Details: SOIC16N



#### CARRIER TAPE DIMENSION FOR 16SOICN


	Metric		Imp	erial
Code	Min	Max	Min	Max
A	7.90	8.10	0.311	0.318
В	3.90	4.10	0.153	0.161
С	15.70	16.30	0.618	0.641
D	7.40	7.60	0.291	0.299
E	6.40	6.60	0.252	0.260
F	10.20	10.40	0.402	0.409
G	1.50	n/a	0.059	n/a
Н	1.50	1.60	0.059	0.062



#### **REEL DIMENSIONS FOR 16SOICN**

	Metric		Imperial	
Code	Min	Max	Min	Max
A	329.60	330.25	12.976	13.001
В	20.95	21.45	0.824	0.844
С	12.80	13.20	0.503	0.519
D	1.95	2.45	0.767	0.096
E	98.00	102.00	3.858	4.015
F	n/a	22.40	n/a	0.881
G	18.50	21.10	0.728	0.830
Н	16.40	18.40	0.645	0.724

### **Part Marking Information**



#### **Ordering Information**

Base Part Number	Package Type	Standard Pack		Commission Don't Number
		Form	Quantity	Complete Part Number
IRS21858S	SOIC16N	Tube/Bulk	45	IRS21858SPBF
		Tape and Reel	2500	IRS21858STRPBF

The information provided in this document is believed to be accurate and reliable. However, International Rectifier assumes no responsibility for the consequences of the use of this information. International Rectifier assumes no responsibility for any infringement of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or patent rights of International Rectifier. The specifications mentioned in this document are subject to change without notice. This document supersedes and replaces all information previously supplied.

For technical support, please contact IR's Technical Assistance Center http://www.irf.com/technical-info/

> WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105



单击下面可查看定价,库存,交付和生命周期等信息

>>Infineon Technologies(英飞凌)