

Fast Turn-Off, CCM/DCM Compatible, Dual-LLC, Synchronous Rectifier with Improved Noise Immunity

#### DESCRIPTION

The MP6925A is a dual, fast turn-off, intelligent rectifier for synchronous rectification in LLC resonant converters.

The IC drives two N-channel MOSFETs and regulates their forward voltage drop to  $V_{\text{FWD}}$  (about 45mV). The IC turns the MOSFETs off before the switching current goes negative.

The MP6925A has light-load functionality to latch off the gate driver under light-load conditions, thus limiting the current below  $175\mu A$ .

The MP6925A's fast turn-off enables both continuous conduction mode (CCM) and discontinuous conduction mode (DCM).

The MP6925A requires a minimal number of external components, and is available in an SOIC-8 package.

#### **FEATURES**


- Works with Standard and Logic Level MOSFETs
- Compatible with Energy Star
- Fast Turn-Off Total Delay of 35ns
- Wide 4.2V to 35V V<sub>DD</sub> Operating Range
- 175µA Low Quiescent Current in Light-Load Mode
- Supports CCM, CrCM, and DCM Operation
- Supports High-Side and Low-Side Rectification
- Available in an SOIC-8 Package

#### **APPLICATIONS**

- AC/DC Adapters
- PC Power Supplies
- LCD and LED TVs
- Isolated DC/DC Power Converters

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

#### TYPICAL APPLICATION





# **ORDERING INFORMATION**

Part Number*	mber* Package Top Marketing		MSL Rating	
MP6925AGS	SOIC-8	See Below	2	


<sup>\*</sup> For Tape & Reel, add suffix -Z (e.g. MP6925AGS-Z).

# **TOP MARKING**

MP6925A LLLLLLLL MPSYWW

MP6925A: Part number LLLLLLL: Lot number MPS: MPS prefix Y: Year code WW: Week code

## PACKAGE REFERENCE





# **PIN FUNCTIONS**

Pin#	Name	Description
1	VG2	MOSFET 2 gate driver output.
2	PGND	Power ground. PGND is the power switch return.
3	LL	<b>Light-load timing setting.</b> Connect a resistor to LL to set the light-load timing. Leave LL float to disable the light-load function. If light-load is disabled, connect a capacitor to this pin. Pull LL low to disable the gate driver.
4	VD2	MOSFET 2 voltage-sense drain.
5	VSS	Source pin used as reference for V <sub>D1</sub> and V <sub>D2</sub> .
6	VD1	MOSFET 1 voltage-sense drain.
7	VDD	Supply voltage.
8	VG1	MOSFET 1 gate driver output.

## **ABSOLUTE MAXIMUM RATINGS (1)**

$V_{DD}$ to $V_{SS}$	0.3V to +0.3V 0.3V to +20V
$V_D$ to $V_{SS}$	1V to +180V
LL to V <sub>SS</sub>	
Continuous power dissipation (T	$_{A} = 25^{\circ}C)^{(2)}$
SOIC-8	1.4W
Junction temperature	
Lead temperature (solder)	
Storage temperature	-55°C to +150°C
FSD Rating	

#### ESD Rating

Human-body model (HE	3M)	±800V
Charged-device model (	(CDM	)±1750V

## Recommended Operation Conditions (3)

V <sub>DD</sub> - V <sub>SS</sub>	4.2V to 35V
Operating junction temp (T <sub>J</sub> )	-40°C to +125°C

Thermal Resistance (4)	$oldsymbol{ heta}_{JA}$	$oldsymbol{ heta}$ JC	
SOIC-8	90	45	.°C/W

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J$  (MAX), the junction-to-ambient thermal resistance,  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) =  $(T_J$  (MAX)  $T_A$ ) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



# **ELECTRICAL CHARACTERISTICS**

 $V_{DD}$  = 12V,  $T_J$  = -40°C to +125°C, unless otherwise noted.

Parameter			Min	Тур	Max	Units
V <sub>DD</sub> voltage range			4.2		35	V
V <sub>DD</sub> UVLO rising			3.7	3.95	4.2	V
V <sub>DD</sub> UVLO hysteresis			0.13	0.185	0.24	V
Operating current	Icc	$C_{LOAD} = 4.7 \text{nF}, \text{ fsw} = 100 \text{kHz}$		16	20	mA
Quiescent current	ΙQ	$V_{SS} - V_D = 0.5V$		4.6	6	mA
Shutdown current		$V_{DD} = 4V$ , $LL = 0V$		135	190	μΑ
		V <sub>DD</sub> = 20V, LL = 0V		155	210	
Light-load mode current				175	225	μA
Thermal shutdown (5)				150		°C
Thermal shutdown hysteresis (5)				10		°C
<b>Control Circuitry Section</b>	1		•	•		
V <sub>SS</sub> - V <sub>D</sub> forward voltage	$V_{FWD}$		28	45	58	mV
Turn off threshold (V <sub>SS</sub> - V <sub>D</sub> )	V <sub>DRV-OFF</sub>		-56	-40	-20	mV
		$C_{LOAD} = 4.7 \text{nF}, V_{GS} = 2V$	+	80	140	ns
Turn-on delay	t <sub>DON</sub>	$C_{LOAD} = 10$ nF, $V_{GS} = 2$ V		90	180	ns
Input bias current on V <sub>D</sub>		$V_{D} = 180V$			1	μA
Turn-on blanking time	t <sub>B_ON</sub>	C <sub>LOAD</sub> = 4.7nF	0.75	1.1	1.65	μs
Turn-off blanking time (5)	t <sub>B_OFF</sub>	$C_{LOAD} = 4.7 nF$		210		ns
Turn-off blanking V <sub>DS</sub> threshold	V <sub>B_OFF</sub>		1	1.7	2.5	V
Light-load enter pulse width	t∟∟	$R_{LL} = 100k\Omega$	1.7	2.3	3	μs
Light-load turn-on pulse width hysteresis	t <sub>LL-H</sub>	$R_{LL} = 100k\Omega$		0.45		μs
Light-load enter delay	t <sub>LL-D</sub>		0.5	1	1.52	ms
Light-load enter pulse- width threshold (V <sub>G1/2</sub> - V <sub>SS</sub> ) <sup>(5)</sup>	V <sub>LL-GS</sub>			0.6		٧
Gate disable threshold on LL	V <sub>LL_DIS</sub>		0.1	0.2	0.3	٧
Light-load exit switch-on threshold (V <sub>DS</sub> )	V <sub>LL_DS</sub>		-330	-230	-130	mV
Gate Driver Section			•			
V <sub>G</sub> (low)	V <sub>G_</sub> L	I <sub>LOAD</sub> = 1mA			0.1	V
V <sub>G</sub> (high)	V <sub>G_H</sub>	$\frac{V_{DD} > 10V}{V_{DD} \le 10V}$		11.5 V <sub>DD</sub>	13	V
Turn-off propagation delay		$V_D = V_{SS}$		15		ns
·	t <sub>DOFF</sub>	$V_D = V_{SS}$ , $C_{LOAD} = 4.7 nF$ , $R_{GATE} = 0\Omega$ , $V_{GS} = 2V$		35	80	ns
Turn-off total delay	tdoff	$\begin{aligned} &V_D = V_{SS}, \ C_{LOAD} = 10 nF, \ R_{GATE} = 0 \Omega, \\ &V_{GS} = 2 V \end{aligned}$		45	100	ns
Pull-down impedance				0.6	1.5	Ω

#### Note:


5) Guaranteed by characterization.

2/26/2020



# TYPICAL PERFORMANCE CHARACTERISTICS


 $V_{DD}$  = 12V, unless otherwise noted.







# TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{DD}$  = 12V, unless otherwise noted.






# Operation in 90W LLC Converter





### Operation in 90W LLC Converter



4µs/div.


### **Operation in 90W LLC** Converter







# **FUNCTIONAL BLOCK DIAGRAM**



**Figure 1: Functional Block Diagram** 



### **OPERATION**

The MP6925A operates in discontinuous conduction mode (DCM), continuous conduction mode (CCM), and critical conduction mode (CrCM). When the device operates in DCM or CrCM, the control circuitry controls the gate in forward mode. The gate turns off when the MOSFET current is low. In CCM, the control circuitry turns off the gate during very fast transients.

### **VD Clamp**

Because  $V_{D1/2}$  can go as high as 180V, a high-voltage JFET is used at the input. To prevent excessive currents when  $V_{D1/2}$  drops below -0.7V, place a  $1k\Omega$  resistor between  $V_{D1/2}$  and the drain of the external MOSFET.

#### **Under-Voltage Lockout (UVLO)**

When  $V_{DD}$  falls below the  $V_{DD}$  UVLO threshold (about 3.75V), the MP6925A goes into sleep mode and  $V_{G1/2}$  remains at a low level.

#### **Enable**

If the LL pin is pulled low, the MP6925A enters shutdown mode, which consumes  $175\mu A$  of shutdown current. If LL is pulled high during the rectification cycle, the gate driver does not appear until the next rectification cycle begins (see Figure 2).




Figure 2: LL Control Scheme

#### Thermal Shutdown

If the junction temperature of the chip exceeds the thermal shutdown threshold 150°C,  $V_{\rm G1/2}$  pulls low, and the MP6925A stops switching. The IC resumes normal function after the junction temperature drops by 10°C.

#### **Turn-On Phase**

When the switching current flows through the MOSFET's body diode, there is a negative voltage drop ( $V_D$  -  $V_{SS}$ ) across the body diode.  $V_{DS}$  falls below the turn-on threshold of the control circuitry ( $V_{LL-DS}$ ), which triggers a charge current to turn on the MOSFET (see Figure 3).

#### **Turn-On Blanking**

The control circuitry offers a blanking function that ensures the MOSFET remains on or off for  $t_{B\_ON}$  (about 1µs), which determines the minimum turn-on time. During the turn-on blanking period, the turn-off threshold is not blanked completely and changes to about 100mV (instead of -V\_DRV-OFF 40mv).

This ensures that the part can always turn off, though it turns off more slowly during the turn-on blanking period. To avoid shoot-through, set the synchronous period below t<sub>B\_ON</sub> during CCM in the LLC converter.

#### **Conduction Phase**

When  $V_{DS}$  rises above the forward voltage drop (- $V_{FWD}$ ) according to the decrease in switching current, the MP6925A pulls down the gate voltage. This eases the rise of  $V_{DS}$  by increasing the resistance of the synchronous MOSFET.




Figure 3: Turn-On/Off Diagram

Figure 3 shows how  $V_{DS}$  is adjusted to be about - $V_{FWD}$ , even when the current through the MOSFET is fairly low. This function puts the driver voltage at a very low level when the synchronous MOSFET turns off, which boosts the turn-off speed.



#### **Turn-Off Phase**

When V<sub>DS</sub> rises to trigger the turn-off threshold, the gate voltage is pulled to zero after a very short turn-off delay (see Figure 3).

#### **Turn-Off Blanking**

When  $V_{DS}$  reaches the turn-off threshold and the gate driver is pulled to zero, turn-off blanking is triggered. This ensures that the gate driver is off for a minimum time ( $t_{B\_OFF}$ ) to prevent any erroneous triggers on  $V_{DS}$ .

# **Light-Load Latch-Off Function**

To improve efficiency, the MP6925A's gate driver latches off to improve efficiency and reduce driver loss under light-load conditions.

The MP6925A compares the CH1 SR gate (VG1) driver with the light-load enter pulsewidth threshold ( $V_{LL-GS}$ ) every cycle to determine the gate driver pulse width. If the CH1 SR gate driver pulse width remains below  $t_{LL}$  every cycle for longer than the light-load enter delay ( $t_{LL-D}$ ), the MP6925A shuts down both channel gates immediately and enters light-load mode, which latches off the SR MOSFET (see Figure 4).




Figure 4: The MP6925A Enters Light-Load Mode

In light-load mode, the MP6925A monitors the body diode conduction time of CH1 by comparing the drain-source voltage of the SR MOSFET with the light-load exit switch-on threshold ( $V_{LL\_DS}$ ). If this time exceeds  $t_{LL} + t_{LL-H}$ , the IC exits light-load mode and initiates the gate driver in the next new switching cycle (see Figure 5 and Figure 6).




Figure 5: MP6925A Exiting Light-Load Mode

Light-load enter timing ( $t_{LL}$ ) is configurable by connecting a resistor ( $R_{LL}$ ) to LL. By monitoring the LL current (the LL voltage is kept at about 2V internally),  $t_{LL}$  can be calculated with Equation (1):

$$t_{LL} = R_{LL}(k\Omega) \times \frac{2.3\mu s}{100k\Omega}$$
 (1)

If the LL pin resistor is disconnected, light-load mode is disabled. In this case, it is recommended to place a capacitor (typically 22pF) on the LL pin to avoid noise.

If the light-load mode of the MP6925A ends during the rectification cycle, the gate driver signal does not appear until the next rectification cycle begins (see Figure 6).




Figure 6: Gate Driver Starts after Exiting Light-Load Mode

#### **Anti-Bounce Logic**

The MP6925A has anti-bounce logic to protect the two-channel driver from cross conduction.

Figure 7 shows the anti-bounce logic for the two-channel driver. When channel 1 or 2 are turned off, the corresponding channel gate



driver is blanked until another channel is switched off.




Figure 7: Gate Driver Anti-Bounce Logic



# **APPLICATION INFORMATION**

#### **SR MOSFET Selection and Driver Ability**

Power MOSFET selection is a tradeoff between its resistance  $R_{\text{DS}(\text{ON})}$  and  $Q_{\text{G}}.$  To achieve high efficiency, a MOSFET with lower  $R_{\text{DS}(\text{ON})}$  is recommended. A higher  $Q_{\text{G}}$  paired with a lower  $R_{\text{DS}(\text{ON})}$  lowers the turn-on/off speed and increases power loss.

For the MP6925A,  $V_{DS}$  is adjusted at  $-V_{FWD}$  during the driving period. A MOSFET with low  $R_{DS(ON)}$  is not recommended because the gate driver may remain at a fairly low level, even when the system load is high. This makes the advantage of a low  $R_{DS(ON)}$ .

Figure 8 shows a typical LLC secondary-side waveform. To achieve a fairly high usage of the MOSFET's  $R_{DS(ON)}$ , it is expected that the MOSFET driver voltage is maximized until the last 25% of the SR conduction period.




Figure 8: Typical Synchronous Rectification Waveform in LLC

 $V_{DS}$  can be calculated using Equation (2):

$$V_{DS} = -R_{DS(ON)} \times \frac{\sqrt{2}}{2} \times I_{PEAK} = -R_{DS(ON)} \times I_{OUT} = -V_{FWD}$$
(2)

Where  $V_{DS}$  is the drain-source voltage of the MOSFET.

It is recommended to keep the MOSFET's  $R_{DS(ON)}$  above  $V_{FWD}$  /  $I_{OUT}$  (m $\Omega$ ). For example, in a 10A application where  $V_{FWD}$  is set to 45mV,  $R_{DS(ON)}$  should not be below 45m $\Omega$ .

The MOSFET's  $Q_G$  affects the turn-on/off delay. Figure 2 shows the turn-on delay ( $t_{DON}$ ) and turn-off delay ( $t_{DOFF}$ ).  $t_{DON}$  indicates how long the body diode conducts before the MOSFET turns

on, while t<sub>DOFF</sub> indicates how long the driver takes to turn off the MOSFET. A longer turn-on delay means the MOSFET's body diode conducts for longer, which lowers overall efficiency. A longer turn-off delay increases the risk of shoot-through during CCM.

Figure 9 shows  $t_{\text{DON}}$  according to different  $C_{\text{LOAD}}$  values.

#### Turn-On Delay vs. CLOAD




Figure 9: Turn-On Delay vs. CLOAD

Figure 10 shows  $t_{\text{DOFF}}$  according to different  $C_{\text{LOAD}}$  values.

# Turn-Off Delay vs. CLOAD




Figure 10: Turn-Off Delay vs. CLOAD



Figure 15 shows how toN affects system efficiency.




Figure 11: Turn-On Delay Effect on Efficiency

During  $t_{DON}$ , the body diode of the SR MOSFET conducts, which leads to a power loss ( $P_{ON}$ ) that can be calculated with Equation (3):

$$P_{\text{ON}} \approx \frac{V_{\text{F}} \times I_{\text{F}}}{2} \times 2f_{\text{SW}} \times t_{\text{DON}} = V_{\text{F}} \times I_{\text{F}} \times f_{\text{SW}} \times t_{\text{DON}} (3)$$

Where  $V_F$  is the body diode forward voltage drop,  $I_F$  is the switching current when the turnon delay  $(t_{DON})$  has ended, and  $f_{SW}$  is the switching frequency.

If the switching current is considered to be a complete sine wave,  $I_F$  can be estimated with Equation (4):

$$I_{F} = I_{PEAK} \times sin(2 \times f_{SW} \times t_{DON} \times \pi)$$
 (4)

Where  $I_{PEAK}$  is the peak switching current through the MOSFET, calculated with Equation (5):

$$I_{\text{PEAK}} \approx \frac{\pi}{2} \times I_{\text{OUT}}$$
 (5)

Where I<sub>OUT</sub> is the system output current.

When plugging the values from Equation (4) and Equation (5) into Equation (3), the turn-on delay power loss  $(P_{ON})$  through the SR MOSFET's body diode can be calculated with Equation (6):

$$P_{\text{ON}} = \frac{\pi}{2} \times I_{\text{OUT}} \times V_{\text{F}} \times f_{\text{SW}} \times t_{\text{DON}} \times \sin(2 \times f_{\text{SW}} \times t_{\text{DON}} \times \pi)$$
(6)

Figure 12 shows how different turn-on delay values affect efficiency according to different output voltages. To keep the body diode conduction loss at a fairly low level (below 0.5% of the output power), the turn-on delay should be less than 5% of the switching cycle. For example, in a  $f_{\text{SW}} = 200 \text{kHz}$  LLC system, the switching cycle is about 5 $\mu$ s. It is recommended to select the MOSFET so that  $t_{\text{DON}}$  is shorter than 250ns.




Figure 12: Turn-On Delay vs. Power Loss

The turn-off delay  $(t_{\text{DOFF}})$  is critical in CCM applications with fast transients. Choose the MOSFET that keeps  $t_{\text{DOFF}}$  below the CCM current transient duration. Otherwise, the MOSFET may require a lower  $Q_{\text{G}}$ , or an external totem pole driver circuit may be added to prevent shoot-through.



#### **PCB Layout Guidelines**

PCB layout is vital for stable operation. For the best results, follow the guidelines below:

#### Sensing for V<sub>D</sub>/V<sub>S</sub>

- 1. Keep the sensing connections  $(V_{D1}/V_{SS}, V_{D2}/V_{SS})$  as close to each of the MOSFETs (drain/source) as possible.
- 2. Keep the two channels' sensing loops separated from each other.
- 3. Make the sensing loop as small as possible (see Figure 13).




Figure 13: Sensing for V<sub>D</sub>/V<sub>S</sub>

Figure 14 shows a layout example of the MP6925A driving PowerPAK SOIC-8 package MOSFETs with two separate, small, sensing loops.

#### V<sub>DD</sub> Decoupling Capacitor

 Place a minimum 1μF decoupling capacitor from V<sub>DD</sub> to PGND, close to the IC, for adequate filtering (see Figure 14).




Figure 14: Layout Example for Sensing Loop and V<sub>DD</sub> Decoupling

#### System Power Loop

- Keep the two channels' power loops separated from each other (see Figure 15) to minimize the interaction between the two channels' power loops, which may affect the voltage sensing of the IC.
- 2. Make the power loop as small as possible to reduce parasitic inductance.




Figure 15: System Power Loop

- 3. Ensure the power loop trace has a minimized loop length (see Figure 16).
- 4. Ensure the two channel power traces do not cross one another.
- Place the driver's sensing loop trace away from the power loop trace (see Figure 16).
   The sensing and power loop traces can be placed on different layers to stay separated.
- Do not place the driver IC inside the power loop, as it may affect MOSFET voltage sensing.






Figure 16: Layout Example for System Power Loop



# **PACKAGE INFORMATION**


#### SOIC-8






**TOP VIEW** 


RECOMMENDED LAND PATTERN



**FRONT VIEW** 



**SIDE VIEW** 




**DETAIL "A"** 

#### NOTE:

- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION AA.
- 6) DRAWING IS NOT TO SCALE.



# **CARRIER INFORMATION**



Part Number	Package	Quantity/	Quantity/	Reel	Carrier	Carrier
	Description	Reel	Tube	Diameter	Tape Width	Tape Pitch
MP6925AGS	SOIC-8	2500	100	13in	12mm	8mm

**Notice:** The information in this document is subject to change without notice. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

# 单击下面可查看定价,库存,交付和生命周期等信息

# >>MPS(芯源系统)