General Description

SY7301A develops a step-up DC/DC converter that delivers an accurate constant current for driving LEDs. Operating at a fixed switching frequency of 1MHz allows the device to be used with small value external ceramic capacitors and inductor. LEDs connected in series are driven with a regulated current set by the external resistor. The SY7301A is ideal for driving up to ten white LEDs in series or up to 40V.

Ordering Information

SY7301A□(□□)□
— Temperature Code
— Package Code
— Optional Spec Code

Ordering Number	Package type	Note
SY7301AADC	TSOT23-6	----
SY7301ADBC	DFN3X3-10	----

Features

- Input voltage range: 2.8 to 40V
- Switch current limit:2A
- Drives LED strings up to 40V
- 1MHz fixed frequency minimizes the external components
- 200Hz~1MHz dimming frequency for EN/PWM pin
- Internal softstart limits the inrush current
- Open LED over voltage protection
- RoHS Compliant and Halogen Free
- Compact package: TSOT23-6/DFN3X3-10

Applications

- GPS Navigation Systems
- Handheld Devices
- Portable Media Players

## Typical Applications


Figure 1. Schematic Diagram

Efficiency vs. Input Voltage
Outpu Load:10PCS LEDs(V_{out}=30V),I_{LED}=20mA

Figure 2. Efficiency Figure

Pinout (top view)

（TSOT23-6）

(DFN3X3-10)

Top Mark: WG*xyz* **for SY7301AADC** (Device code: WG, *x=year code, y=week code, z= lot number code*)
WR*xyz* **for SY7301ADBC** (Device code: WR, *x=year code, y=week code, z= lot number code*)

Pin Name	TSOT23-6	DFN3X3-10	Pin Description
LX	1	4, 5	Inductor node. Connect an inductor from power input to LX pin.
GND	2	11(Exposed Paddle)	Ground pin.
FB	3	2	Feedback pin. Connect a resistor R_{FB} between FB and GND to program the output current: ILED=0.3V/R_{FB}.
EN/PWM	4	9	Enable and dimming control. Pull high to turn on IC. When used as dimming input, the first pulse should be longer than 200ns to turn on IC, and then shorter than 100nS to turn off IC. The recommend dimming frequency range is 200Hz~1MHz.
OVP	5	8	Over voltage protection input. Connect to the output of circuit. The typical OVP value is 37V.
IN	6	7	Input pin. Decouple this pin to GND pin with 1uF or more ceramic cap.
NC	6	1, 3, 6, 10	No connection

Absolute Maximum Ratings (Note 1)

LX, IN, EN,OVP -- 42V
All other pins-- 4V
Power Dissipation, P_D @ T_A = 25°C TSOT23-6/DFN3X3-10 -- 0.6/2.6W
Package Thermal Resistance (Note 2)
    TSOT23-6/DFN3X3-10, θ$_{JA}$ --- 208/48°C/W
    TSOT23-6/DFN3X3-10, θ$_{JC}$ --- 130/8°C/W
Junction Temperature Range -- 150°C
Lead Temperature (Soldering, 10 sec.) --- 260°C
Storage Temperature Range -- -65°C to 150°C

Recommended Operating Conditions (Note 3)

Input Voltage Supply-- 2.8V to 40V
Junction Temperature Range -- -40°C to 125°C
Ambient Temperature Range --- -40°C to 85°C

Electrical Characteristics

(V_{IN} = 3.6V, T_A = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input Voltage Range	V_{IN}		2.8		40	V
Quiescent Current	I_Q	V_{FB}=0.3V		100	200	µA
Shutdown Current	I_{SHDN}	EN=0		10	15	µA
Feedback Reference Voltage	V_{REF}		294	300	306	mV
FB Input Current	I_{FB}	V_{FB}=0.3V			1	µA
Low Side Main FET RON	$R_{DS(ON)1}$			200		mΩ
Main FET Current Limit	I_{LIM1}		2			A
EN Rising Threshold	V_{ENH}		1.5			V
EN Falling Threshold	V_{ENL}				0.4	V
PWM Dimming Frequency			0.2		1000	kHz
IN UVLO Rising Threshold	$V_{IN,UVLO}$				2.7	V
UVLO Hysteresis	$U_{VLO,HYS}$			0.1		V
Switching Frequency	F_{SW}		0.8	1	1.2	MHz
Minimum ON Time	$T_{ON,MIN}$			100		nS
Maximum Duty Cycle	D_{MAX}			95		%
OVP Threshold	V_{OVP}	Open LED	35	37	39	V
Thermal Shutdown Temperature	T_{SD}			150		°C
Thermal Hysteresis	T_{HYS}			20		°C

Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ JA is measured in the natural convection at TA = 25°C on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2" x 2" FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

Note 3: The device is not guaranteed to function outside its operating conditions.

Block Diagram

Typical Performance Characteristics

(V_{IN}=3.6V, I_{LED}=40mA, 6PCS LED Series(V_{OUT}=18V))

Efficiency vs. Input Voltage
Outpu Load:10PCS LEDs(V_{out}=30V),I_{LED}=20mA


Efficiency vs. Input Voltage
Outpu Load:3PCS LEDs(V_{out}=10V),I_{LED}=200mA

LED Current vs. Input Voltage


Quiescent Current vs. Input Voltage


V_{LED} Ripple

Time (400ns/div)

Startup from Enable

Time (800us/div)

Shutdown from Enable

EN
2V/div

V$_{LX}$
10V/div

I$_{LED}$
20mA/div

Time (4ms/div)

Starup from V$_{IN}$

V$_{IN}$
2V/div

V$_{LX}$
10V/div

I$_{LED}$
20mA/div

Time (800us/div)

Shutdown from V$_{IN}$

V$_{IN}$
2V/div

V$_{LX}$
10V/div

I$_{LED}$
20mA/div

Time (2ms/div)

"Open LED" Protection

V$_{LED}$
10V/div

V$_{Lx}$
20V/div

I$_{LED}$
20mA/div

Time (200us/div)

PWM Dimming（f=400Hz）

V$_{EN}$
2V/div

I$_{LED}$
10mA/div

Time (400µs/div)

PWM Dimming（f=40kHz）

V$_{EN}$
2V/div

I$_{LED}$
10mA/div

Time (4µs/div)

Applications Information

SY7301A is a boost regulator IC that integrates the PWM control, power MOSFET on the same die to minimize the switching transition loss and conduction loss. With ultra low $R_{DS(ON)}$ power switches and proprietary PWM control, this regulator IC can achieve the high efficiency and the high switch frequency simultaneously to minimize the external inductor and capacitor size, and thus achieving the minimum solution footprint.

Only input capacitor C_{IN}, output capacitor C_{OUT}, inductor L, Schottky diode D and sense resistors R1 need to be selected for the targeted applications specifications.

Sense resistor R1 :

Choose R1 to program the proper LED Current. The R1 can be calculated to be:

$$R1 = \frac{0.3}{I_{LED}}$$

I_{LED} is the average LED current.

Input capacitor CIN:

The ripple current through input capacitor is calculated as:

$$I_{CIN\_RMS} = \frac{V_{IN} \cdot (V_{OUT} - V_{IN})}{2\sqrt{3} \cdot L \cdot F_{SW} \cdot V_{OUT}}$$

An X5R or better grade ceramic capacitor with capacitance larger than 4.7uF is recommended to handle this ripple current. Place this ceramic capacitor really close to the IN and GND pins to minimize the potential noise problem. Care should be taken to minimize the loop area formed by CIN, and IN/GND pins.

Output capacitor C_OUT:

The output capacitor is selected to handle the output ripple noise requirements. This ripple voltage is related to the capacitor's capacitance and its equivalent series resistance (ESR). For the best performance, it is recommended to use X5R or better grade low ESR ceramic capacitor. The voltage rating of the output capacitor should be higher than the maximum output voltage. The minimum required capacitance can be calculated as:

$$C_{OUT} = \frac{I_{OUT, MAX} \cdot (V_{OUT} - V_{IN})}{F_{SW} \cdot V_{OUT} \cdot V_{RIPPLE}}$$

V_{RIPPLE} is the peak to peak output ripple voltage. For LED applications, the equivalent resistance of the LED is typically low. The output capacitance should be large enough to attenuate the ripple current through LED. A capacitor larger than 2.2uF is recommended.

Inductor L:

There are several considerations in choosing this inductor.

1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the average input current. The inductance is calculated as:

$$L = \left(\frac{V_{IN}}{V_{OUT}}\right)^2 \frac{(V_{OUT} - V_{IN})}{F_{SW} \times I_{OUT, MAX} \times 40\%}$$

where F_{SW} is the switching frequency and $I_{OUT,MAX}$ is the maximum load current.

The SY7301A regulator IC is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$I_{SAT, MIN} > \left(\frac{V_{OUT}}{V_{IN}}\right) \times I_{OUT, MAX} + \left(\frac{V_{IN}}{V_{OUT}}\right)^2 \frac{(V_{OUT} - V_{IN})}{2 \times F_{SW} \times L}$$

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<50mohm to achieve a good overall efficiency.

Schottky Diode D:

Because of high switching speed of SY7301A, a Schottky diode with low forward voltage drop and fast switching speed is desirable for the application. The voltage rating of the diode must be higher than maximum output voltage. The diode's average and

peak current rating should exceed the average output current and peak inductor current.

Dimming Control

SY7301A offer several different dimming schemes for LED brightness control. One way is to apply a PWM signal to the EN/PWM pin. Fig.3 shows the internal block diagram of the dimming circuit of SY7301A. The PWM signal changes the regulation voltage by change the duty cycle. The relationship between the duty cycle and FB voltage is calculated as:

V_{FB}=Duty*300mV

Figure 3

Since the cut-off frequency of the internal low pass filter is near 3.5kHz.When the dimming frequency is lower than 3.5kHz，EA is directly connected a PWM signal and the LED current is controlled by it. When the dimming frequency is higher than 3.5kHz, the EA receive a DC signal so the LED current is a DC current. Another way is to use a DC voltage as shown in Fig.4. The LED current decreases as the DC voltage rises. The relationship between LED current and DC voltage is:

$$I_{LED} = \frac{V_{REF} \times (R_1 + R_2) - V_{DC} \times R_1}{R_2 \times R_{FB}}$$

Where V_{REF} is the 300mV internal reference voltage, VDC is the dimming DC voltage.

Figure 4

A filtered PWM signal can be used to substituted the DC input as shown in Fig.5.To better filter out the AC components of the PWM signal, it is recommend choosing the same value for R2 and R3 and the cut-off frequency of the low pass filter (formed by R2//R3 and C1) to be well below the dimming signal frequency. The LED current decreases as the duty cycle increases. The LED current can be calculated using equation below:

$$I_{LED} = \frac{V_{REF} \times (R_1 + R_2 + R_3) - V_{PWM} \times Duty \times R_1}{(R_2 + R_3) \times R_{FB}}$$

Where V_{REF} is the 300mV internal reference voltage, V_{PWM} is the high voltage level of PWM signal, Duty is the duty cycle of PWM signal.


Figure 5

Layout Design:

The layout design of SY7301A regulator is relatively simple. For the best efficiency and minimum noise problems, we should place the following components close to the IC: C_{IN}, C_{OUT}, L, R1 and D.

1) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable.

2) C_{IN} must be close to Pins IN and GND. The loop area formed by C_{IN} and GND must be minimized.

3) Minimize the loop area of LX, D, C_{OUT} and GND.

4) The PCB copper area associated with LX pin must be minimized to avoid the potential noise problem.

5) The components R1, the trace connecting to the FB pin must NOT be adjacent to the LX net on the PCB layout to avoid the noise problem.

---

6) If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the IN pin is connected directly to a power source such as a Li-Ion battery, it is desirable to add a pull down 1Mohm resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.

TSOT23-6 Package outline & PCB layout

1.90

2.40

1.00

0.95

0.60

2.80 - 3.10

2.70 - 3.00

1.50 - 1.70

0.30 - 0.50

Recommended Pad Layout

0.1 - 0.20

0.25 REF

0.3 - 0.6

1.00 (max)

0.01 - 0.1

0.95 TYP

1.90 TYP

Notes: All dimension in MM
**   All dimension don't not include mold flash & metal burr**

DFN3x3-10 Package outline

2.95-3.05

2.95-3.05

Top View

2.60

1.75

0.55

0.20

0.50

0.30

PCB layout (recommended)

0.55-0.80

0-0.05

0.13-0.28

Side View

2.20-2.60

1.40-1.75

0.30-0.50

0.50

0.15-0.30

Bottom View

Detail A
Pin1 identifier: two options

Notes: **All dimensions are in millimeters.**
All dimensions don't include mold flash & metal burr.

Taping & Reel Specification

1. Taping orientation

Feeding direction ⟶

Feeding direction ⟶

2. Carrier Tape & Reel specification for packages

Package types	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Reel width(mm)	Trailer length(mm)	Leader length (mm)	Qty per reel
TSOT23-6	8	4	7''	8.4	280	160	3000

3. Others: NA

单击下面可查看定价，库存，交付和生命周期等信息

>>SILERGY(矽力杰)