

AW9817E 44-Channel LED Driver with I²C Interface

FEATURES

- 44-channel LED or 12 RGB drivers
- 64-level currents setting and breathing individually for each LED
- 4-level IMAX selections: 10/20/30/40 mA
- INTN pin interrupt output, low active
- Compatible I²C Interface, VIO: 1.8V ~ 3.3V
- I²C address: 0x3A/0x3B
- Shutdown mode control: SHDN pin shutdown or software shutdown. Support register reset control and standby mode control
- CLKIO pin can output internal OSC clock(4MHz)or select external input clock
- TQFN4X4-28L package
- Power supply: VDD (2.4V~3.3V) and VBAT (3.4V~5.5V).

APPLICATIONS

- Mobile phones and other hand-held devices
- Gaming device (Keyboard, Mouse etc.)
- LED in white goods application

TYPICAL APPLICATION CIRCUIT




Figure 1 AW9817E LED Application Circuit

All trademarks are the property of their respective owners.





Figure 2 AW9817E RGB Application Circuit

PIN CONFIGURATION AND TOP MARK

AW9817ETQR PIN Configuration
(TOP VIEW)AW9817ETQR Top Mark
(TOP VIEW)

AW9817 - AW9817ETQR
XXXX - Production Tracing Code

PIN DEFINITION

No.	NAME	DESCRIPTION
1	R1	Row1 LED Cathode Driver Port
2	R2	Row2 LED Cathode Driver Port
3	R3	Row3 LED Cathode Driver Port
4	R4	Row4 LED Cathode Driver Port
5	R5	Row5 LED Cathode Driver Port
6	R6	Row6 LED Cathode Driver Port
7	R7	Row7 LED Cathode Driver Port
8	R8	Row8 LED Cathode Driver Port
9	R9	Row9 LED Cathode Driver Port
10	R10	Row10 LED Cathode Driver Port
11	R11	Row11 LED Cathode Driver Port
12	VBAT	Power Supply V _{BAT}
13	NC	No connect, must be floating
14	NC	No connect, must be floating
15	NC	No connect, must be floating
16	C4	Column4 LED Anode Driver Scan Port
17	C3	Column3 LED Anode Driver Scan Port
18	C2	Column2 LED Anode Driver Scan Port
19	C1	Column1 LED Anode Driver Scan Port
20	CLKIO	Clock Input / Output
21	AD	I ² C Address Select
22	SDA	I ² C Data Bus
23	SCL	I ² C Clock Bus
24	GND	Ground
25	VDD	Power Supply V _{DD}
26	CAP	External Capacity
27	INTN	Interrupt Output, Low Active
28	SHDN	Shutdown Control, Low Active
29	GND	Ground

FUNCTION BLOCK DIAGRAM





Figure 3 Functional Block Diagram

ORDERING INFORMATION

Part Number	Temperature	Package	Marking	MSL Level	ROHS	Delivery Form
AW9817ETQR	-40°C~85°C	TQFN4X4-28L	AW9817	MSL3	ROHS+HF	6000 units/ Tape and Reel



ABSOLUTE MAXIMUM RATING (NOTE 1)

PARAMETERS	RANGE
Supply Voltage Range V_{DD}	-0.3V to 3.6V
Supply Voltage Range V_{BAT}	-0.3V to 5.5V
Voltage on SCL, SDA, SHDN, INTN, CLKIO	-0.3V to V_{DD}
Maximum Power Consumption (PD _{max,package} @ TA=25°C)	3.2W
Junction-to-ambient Thermal Resistance θ_{JA}	31°C/W
Maximum Junction Temperature T_{JMAX}	125°C
Storage Temperature T_{STG}	-65°C to 150°C
Lead Temperature (Soldering 10 Seconds)	260°C
ESD (NOTE 2)	
HBM (human body model)	±2000V
CDM	±1500V
MM	±200V
Latch-Up	
Test Condition: JESD78D	+IT: +100mA -IT: -100mA

NOTE1: Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

NOTE2: The human body model is a 100pF capacitor discharged through a 1.5kΩ resistor into each pin. Test method: ESDA/JEDEC JS-001-2017.

RECOMMEND WORK CONDITION ($V_{BAT} > V_{DD}$, $T_A = -40^{\circ}\text{C} \sim 85^{\circ}\text{C}$)

PARAMETER		TEST CONDITION	RANGE	UNIT
V_{DD}	V_{DD} Input Voltage	$T_A = -40^{\circ}\text{C} \sim 85^{\circ}\text{C}$	2.4 ~ 3.3	V
V_{BAT}	V_{BAT} Input Voltage	$T_A = -40^{\circ}\text{C} \sim 85^{\circ}\text{C}$	3.4 ~ 5.5	V

ELECTRICAL CHARACTERISTICS

$T_A = 25^{\circ}\text{C}$, $V_{DD} = 2.8\text{V}$, $V_{BAT} = 4.2\text{V}$ (unless otherwise noted)

SYMBOL	DESCRIPTION	TEST CONDITION	MIN	TYP	MAX	UNIT
Power supply voltage and current						
V_{DD}	IO port input operation voltage	$T_A = -40^{\circ}\text{C} \sim 85^{\circ}\text{C}$	2.4		3.3	V
V_{BAT}	LED drive input operation voltage	$T_A = -40^{\circ}\text{C} \sim 85^{\circ}\text{C}$	3.4		5.5	V
I_{VBAT_PD}	V_{BAT} current in shutdown mode	SHDN=GND		6.7	8	μA
I_{VDD_PD}	V_{DD} current in shutdown mode	SHDN=GND		0.1	1	μA
$I_{VBAT_STANDBY}$	V_{BAT} current in standby mode	SHDN=1.8V		18	36	μA
$I_{VDD_STANDBY}$	V_{DD} current in standby mode	SHDN=1.8V		75	90	μA
LED Drive						
I_{LED_MAX}	Max current of each LED channel	$I_{MAX}[1:0] = 11$	37.2	40	42.8	mA
I_{OUT}	Default output current		18	20	22	mA
PMOS Switch						
R_{ON}	PMOS on resistance			1.9	2.05	Ω
OSC						
f_{osc}	OSC clock frequency		3.8	4.3	4.6	MHz
CLKIO Pin						
V_{OH}	Logic output high level	$I_{OH} = -2\text{mA}$	$V_{DD} - 0.1$			V
V_{OL}	Logic output low level	$I_{OL} = 7.5\text{mA}$			0.1	V
V_{IH}	Logic input high level		1.3			V
V_{IL}	Logic input low level				0.4	V
AD Pin						
V_{IH}	Logic input high level		1.3			V
V_{IL}	Logic input low level				0.4	V
SHDN Pin						

SYMBOL	DESCRIPTION	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{IH}	Logic input high level		1.3			V
V _{IL}	Logic input low level				0.4	V
t _{DEGLITCH}	SHDN deglitch time			5		μs
INTN Pin						
V _{OL}	Logic output low level	I _{OL} = 10 mA			0.1	V
I²C Interface						
V _{OL}	Logic output low level (SDA Pin)	I _{OL} = 10 mA			0.1	V
V _{IH}	Logic input high level		1.3			V
V _{IL}	Logic input low level				0.4	V
t _{SDA_DEGLITCH}	SDA deglitch time			250		ns
t _{SCL_DEGLITCH}	SCL deglitch time			220		ns

I²C INTERFACE TIMING

PARAMETER		MIN	TYP	MAX	UNIT
F _{SCL}	Interface Clock frequency			400	kHz
T _{DEGLITCH}	Deglitch time	SCL	200		ns
		SDA	250		ns
T _{HD:STA}	(Repeat-start) Start condition hold time	0.6			μs
T _{LOW}	Low level width of SCL	1.3			μs
T _{HIGH}	High level width of SCL	0.6			μs
T _{SU:STA}	(Repeat-start) Start condition setup time	0.6			μs
T _{HD:DAT}	Data hold time	0			μs
T _{SU:DAT}	Data setup time	0.1			μs
T _R	Rising time of SDA and SCL			0.3	μs
T _F	Falling time of SDA and SCL			0.3	μs
T _{SU:STO}	Stop condition setup time	0.6			μs
T _{BUF}	Time between start and stop condition	1.3			μs




Figure 4 I²C Interface Timing

I²C INTERFACE

AW9817E supports the I²C serial bus and data transmission protocol in fast mode at 400kHz or stand mode at 100kHz. AW9817E operates as a slave on the I²C bus. Connect to the bus are made via the open-drain I/O pins SCL and SDA. The pull-up resistor can be selected in the range of 1k~10kΩ and the typical value is 4.7kΩ. AW9817E can support different high level (1.8V~3.3V) of this I²C interface.

I²C Start/Stop

I²C start: SDA changes from high level to low level when SCL is high level.

I²C stop: SDA changes from low level to high level when SCL is high level.




Figure 5 I²C Start/Stop Condition Timing

Data Validation

When SCL is high level, SDA level must be constant. SDA can be changed only when SCL is low level.




Figure 6 Data Validation Diagram

ACK (Acknowledgement)

ACK means the successful transfer of I²C bus data. After master sends 8bits data, SDA must be released; SDA is pulled to GND by slave device when slave acknowledges.

When master reads, slave device sends 8bit data, releases the SDA and waits for ACK from master. If ACK is send and I²C stop is not send by master, slave device sends the next data. If ACK is not send by master, slave device stops to send data and waits for I²C stop.




Figure 7 I²C ACK Timing

Device Address

The I²C device address (7-bit, followed by the R/W bit(Read=1/Write=0)) of AW9817E depends on the AD pin status. When AD level is low, the I²C address is 0x3A; when AD level is high, the I²C address is 0x3B. \bar{W}

0	1	1	1	0	1	AD	\bar{W}
---	---	---	---	---	---	----	-----------

(AD value must be equal to the value of AD pin)

Figure 8 Device Address

Write Cycle

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock (SCL). Consequently, throughout the clock's high period, the data should remain stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data should be sent during the low SCL state. This protocol allows a single data line to transfer both command/control information and data using the synchronous serial clock.

Each data transaction is composed of a Start Condition, a number of byte transfers (set by the software) and a Stop Condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit first. After each byte, an Acknowledge signal must follow.

In a write process, the following steps should be followed:

- Master device generates START condition. The "START" signal is generated by lowering the SDA signal while the SCL signal is high.
- Master device sends slave address (7-bit) and the data direction bit (R/W = 0).
- Slave device sends acknowledge signal if the slave address is correct.
- Master sends control register address (8-bit)
- Slave sends acknowledge signal
- Master sends data byte to be written to the addressed register
- Slave sends acknowledge signal
- If master will send further data bytes the control register address will be incremented by one after acknowledge signal (repeat step f and g)
- Master generates STOP condition to indicate write cycle end



Figure 9 I²C Write Byte Cycle

Read Cycle

In a read cycle, the following steps should be followed:

- Master device generates START condition
- Master device sends slave address (7-bit) and the data direction bit (R/W = 0).
- Slave device sends acknowledge signal if the slave address is correct.
- Master sends control register address (8-bit)
- Slave sends acknowledge signal
- Master generates STOP condition followed with START condition or REPEAT START condition
- Master device sends slave address (7-bit) and the data direction bit (R/W = 1).
- Slave device sends acknowledge signal if the slave address is correct.
- Slave sends data byte from addressed register.
- If the master device sends acknowledge signal, the slave device will increase the control register address by one, then send the next data from the new addressed register.

k) If the master device generates STOP condition, the read cycle is ended.




Figure 10 I2C Read Byte Cycle

OPERATING MODE

In AW9817E, there are three work modes available: Shut-down, Standby and Active mode.

Shut-down Mode

AW9817E enters into the shut-down mode when SHDN level is pulled to low. After AW9817E pull SHDN to high level, internal state reset to the default value.

Standby Mode

AW9817E enters into standby mode automatically when pull SHDN to high level in shut-down mode or write 80H to SLEEP register by I2C interface in the active mode. In standby mode, internal data state will not be changed, LED drive is in shut-down state; the I2C interface is accessible, but only configuration registers can be operated.

Active mode

When 00H is written to SLEEP register by I2C interface in standby mode, AW9817E enters into the active mode. In this moment, internal state in AW9817E will be not changed.




Figure 11 AW9817E operating mode transition

RESET

AW9817E provide three reset modes: Power on reset, SHDN reset and soft reset mode.

Power on reset

When V_{DD} pin is powered on, AW9817E internal circuit will reset automatically. And all state registers will be reset to the default value.

SHDN reset

When SHDN pin is pulled to low level, AW9817E enter into the shut-down mode; AW9817E will enter into the standby mode when pull SHDN to high level in the shut-down mode, reset will be completed automatically.

Soft reset

AW9817E will trigger a soft reset after writing 01H to RSTN register by I²C interface. After reset, all the registers will be reset to the default value. After the soft reset command is send through the I²C interface, it takes at least 1ms for chip to acknowledge the new I²C command.

CLOCK INPUT AND OUTPUT CONTROL

AW9817E use the internal OSC clock (4MHz) as the default.

CLK_IO control bit can be used to select the internal OSC clock output or external clock input. CLK_SEL control bit select the internal OSC clock work or external clock work in clock input state. Clock input or output are both through CLKIO pin.

Permitting the clock input or output, it is expedient to synchronize the breathing time of LED when more AW9817E are cascaded.

INTERRUPT FUNCTION

AW9817E provide the interrupt output to main chipset. The function is used to synchronize the control signal in two different clock domains (main chipset and AW9817E). INTN pin is the open-drain output port, and need the external pull-up resistor (the recommend value is 4.7k Ω).

The interrupt function is available and can be enabled in individual breathing light work mode only. In matrix LED mode, AW9817E will disable the interrupt function automatically.

AW9817E will trigger an interrupt request and INTN pin will be pulled down after LED breathing complete. Reading the corresponding interrupt state bit of LED by I²C, interrupt will be cleared. 44 LEDs of AW9817E are corresponding to the interrupt state bits in registers INTN_LA1~INTN_LAB.

LED OPERATING MODE

AW9817E support 44 LEDs, and there are two available control mode: Individual LED breathing mode and matrix LED mode. The default control mode is individual LED breathing mode (Configure EN_ARRAY register to select). Using the awinic distinctive Free-Flash™ technology, chipset will scan all columns one by one automatically, to realize 4 columns x 11 rows drive. C1~C4 are column scan ports, the scan frequency is 400Hz. R1~R11 are LED dimming drive ports, which will output different LED drive current when the scan column change.

By configuring the IMAX global register, 44 LEDs will select 10mA, 20mA (default), 30mA or 40mA as the max drive current.




Figure 12 AW9817E LED scan drive operating theory

INDIVIDUAL LED BREATHING CONTROL MODE

AW9817E provide the full autonomous or half autonomous breathing mode to drive LED, the default is half autonomous breathing mode (controlled by FULL_FADE register).

44 LEDs are corresponding to 44 configuration registers (Register address 10H~3BH), each LED can be set the breathing time individually (FDTM configure register) and the max breathing brightness level (DIM configure register). AW9817E can set 64 levels DIM of max breathing brightness. In preselect configuration of the max breathing current, the autonomous breathing drive levels are 64 levels, that is to say, chipset can adjust $(0/63)*DIM$, $(1/63)*DIM$, ... $(63/63)*DIM$ automatically.

After configured the breathing time and the brightness of each LED, LED will be powered on or off by the corresponding bits in registers LEDONi (60H~6AH). After breathing once, AW9817E will trigger an interrupt request automatically. The main chipset will clear the interrupt when reading the LED corresponding interrupt state register.

When the chipset enter into the active mode first time after power on, AW9817E will write the data of registers 10H~3BH to internal ASP automatically. AW9817E permits to update the LED parameter after the corresponding LED breathing complete (that is to say, data of the configure register can't be changed when LED is breathing). After the data updated, write the UPDATE register, the chipset will write the data of registers 10H~3BH to internal ASP again.

A) Half autonomous breathing mode

During half autonomous breathing mode, LED only complete one fade-in or one fade-out. There are four type time: 0s/0.5s/1s/2s to select for fade-in or fade-out. When changing the corresponding trigger bit from '0' to '1' in LEDONi(60H~6AH configure register), LED will fade-in automatically and

trigger an interrupt request; When the corresponding trigger bit changed from '1' to '0', LED fade-out automatically and trigger interrupt request.




Figure 13 AW9817E LED half autonomous breathing control flow




Figure 14 AW9817E LED half autonomous breathing, interrupt trigger and clear
B) Full autonomous breathing mode

During full autonomous breathing mode, LED complete one period of fade-in and fade-out. There are four type time: 0s/0.5s/1s/2s to select for an full autonomous breathing period. When changing the corresponding trigger bit from '0' to '1' in LEDONi(60H~6AH configuration register), LED will complete an full autonomous breathing automatically and trigger an interrupt request. When LED starts the full autonomous breathing, we should set the corresponding trigger bit from '1' to '0' for the next full autonomous breathing.




Figure 15 AW9817E LED full autonomous breathing control flow




Figure 16 AW9817E LED full autonomous breathing, interrupt trigger and clear

C) Matrix LED mode

AW9817E support 4X11 LED matrix, 44 LEDs are corresponding to 44 configure registers (register address 10H~3BH). Each LED can set the brightness level individually (DIM configure register). AW9817E can display the different brightness effect of static dot matrix. 64 brightness levels are $(0/63)*IMAX, (1/63)*IMAX \dots (63/63)*IMAX$.

Dot matrix pattern is set in the standby mode. When AW9817E enter into the active mode first time after power on, the data in registers 10H~3BH will be written to the internal ASP (dedicated processor), and the static pattern will be displayed in the LED matrix. AW9817E permits to update each LED parameter at any time. After data updated, writing the UPDATE register, chipset will write the data in registers 10H~3BH to ASP and the static pattern will be updated in LED matrix.




Figure16. AW9817E LED matrix control flow

REGISTER DESCRIPTION

REGISTER LIST

Address	Name	W/R	Description	Default Value
00H	ID	R	AW9817E chip ID	18H
01H	SLEEP	W/R	Sleep mode control	80H
02H	RSTN	W	Soft reset	00H
03H	LED_MODE	W/R	Global LED mode control	10H
04H	UPDATE	W	Update enable	00H
05H	CLK_SYS	W/R	Clock control	00H
06H ~ 0FH	-	-	-	-
10H	LA11	W	R1/C1 LED corresponding parameter configuration	00H
11H	LA21	W	R2/C1 LED corresponding parameter configuration	00H
12H	LA31	W	R3/C1 LED corresponding parameter configuration	00H
13H	LA41	W	R4/C1 LED corresponding parameter configuration	00H
14H	LA51	W	R5/C1 LED corresponding parameter configuration	00H
15H	LA61	W	R6/C1 LED corresponding parameter configuration	00H
16H	LA71	W	R7/C1 LED corresponding parameter configuration	00H
17H	LA81	W	R8/C1 LED corresponding parameter configuration	00H
18H	LA91	W	R9/C1 LED corresponding parameter configuration	00H
19H	LAA1	W	R10/C1 LED corresponding parameter configuration	00H
1AH	LAB1	W	R11/C1 LED corresponding parameter configuration	00H
1BH	LA12	W	R1/C2 LED corresponding parameter configuration	00H
1CH	LA22	W	R2/C2 LED corresponding parameter configuration	00H
1DH	LA32	W	R3/C2 LED corresponding parameter configuration	00H
1EH	LA42	W	R4/C2 LED corresponding parameter configuration	00H
1FH	LA52	W	R5/C2 LED corresponding parameter configuration	00H
20H	LA62	W	R6/C2 LED corresponding parameter configuration	00H
21H	LA72	W	R7/C2 LED corresponding parameter configuration	00H
22H	LA82	W	R8/C2 LED corresponding parameter configuration	00H
23H	LA92	W	R9/C2 LED corresponding parameter configuration	00H
24H	LAA2	W	R10/C2 LED corresponding parameter configuration	00H
25H	LAB2	W	R11/C2 LED corresponding parameter configuration	00H
26H	LA13	W	R1/C3 LED corresponding parameter configuration	00H
27H	LA23	W	R2/C3 LED corresponding parameter configuration	00H
28H	LA33	W	R3/C3 LED corresponding parameter configuration	00H
29H	LA43	W	R4/C3 LED corresponding parameter configuration	00H
2AH	LA53	W	R5/C3 LED corresponding parameter configuration	00H
2BH	LA63	W	R6/C3 LED corresponding parameter configuration	00H
2CH	LA73	W	R7/C3 LED corresponding parameter configuration	00H
2DH	LA83	W	R8/C3 LED corresponding parameter configuration	00H
2EH	LA93	W	R9/C3 LED corresponding parameter configuration	00H
2FH	LAA3	W	R10/C3 LED corresponding parameter configuration	00H
30H	LAB3	W	R11/C3 LED corresponding parameter configuration	00H
31H	LA14	W	R1/C4 LED corresponding parameter configuration	00H
32H	LA24	W	R2/C4 LED corresponding parameter configuration	00H
33H	LA34	W	R3/C4 LED corresponding parameter configuration	00H
34H	LA44	W	R4/C4 LED corresponding parameter configuration	00H
35H	LA54	W	R5/C4 LED corresponding parameter configuration	00H
36H	LA64	W	R6/C4 LED corresponding parameter configuration	00H
37H	LA74	W	R7/C4 LED corresponding parameter configuration	00H
38H	LA84	W	R8/C4 LED corresponding parameter configuration	00H
Address	Name	W/R	Description	Default Value
39H	LA94	W	R9/C4 LED corresponding parameter configuration	00H

3AH	LAA4	W	R10/C4 LED corresponding parameter configuration	00H
3BH	LAB4	W	R11/C4 LED corresponding parameter configuration	00H
3CH ~ 5FH	-	-	-	-
60H	LEDON1	W/R	Trigger control of 4 LEDs in R1 row	00H
61H	LEDON2	W/R	Trigger control of 4 LEDs in R2 row	00H
62H	LEDON3	W/R	Trigger control of 4 LEDs in R3 row	00H
63H	LEDON4	W/R	Trigger control of 4 LEDs in R4 row	00H
64H	LEDON5	W/R	Trigger control of 4 LEDs in R5 row	00H
65H	LEDON6	W/R	Trigger control of 4 LEDs in R6 row	00H
66H	LEDON7	W/R	Trigger control of 4 LEDs in R7 row	00H
67H	LEDON8	W/R	Trigger control of 4 LEDs in R8 row	00H
68H	LEDON9	W/R	Trigger control of 4 LEDs in R9 row	00H
69H	LEDONA	W/R	Trigger control of 4 LEDs in R10 row	00H
6AH	LEDONB	W/R	Trigger control of 4 LEDs in R11 row	00H
6BH ~ 6FH	-	-	-	-
70H	INTN_LA1	R	Interrupt state of 4 LEDs in R1 row	00H
71H	INTN_LA2	R	Interrupt state of 4 LEDs in R2 row	00H
72H	INTN_LA3	R	Interrupt state of 4 LEDs in R3 row	00H
73H	INTN_LA4	R	Interrupt state of 4 LEDs in R4 row	00H
74H	INTN_LA5	R	Interrupt state of 4 LEDs in R5 row	00H
75H	INTN_LA6	R	Interrupt state of 4 LEDs in R6 row	00H
76H	INTN_LA7	R	Interrupt state of 4 LEDs in R7 row	00H
77H	INTN_LA8	R	Interrupt state of 4 LEDs in R8 row	00H
78H	INTN_LA9	R	Interrupt state of 4 LEDs in R9 row	00H
79H	INTN_LAA	R	Interrupt state of 4 LEDs in R10 row	00H
7AH	INTN_LAB	R	Interrupt state of 4 LEDs in R11 row	00H

DETAILED REGISTER DESCRIPTION**00H: ID, Chip ID register (Default:18H)**

BIT	Name	W/R	Description	Default Value
7:0	ID	R	AW9817E chip ID is 18H	18

01H: SLEEP, Sleep mode control register (Default:80H)

BIT	Name	W/R	Description	Default Value
7	SLEEP	W/R	Sleep mode control bit: 1: Sleep mode 0: Enable, enter into active mode	1
6:0	-	-	-	-

02H: RSTN, Reset control register (Default:00H)

BIT	Name	W/R	Description	Default Value
7:0	SW_RSTN	W	Soft reset control, reset all digital register unit. Write '0x01' to reset.	00

03H: LED_MODE, LED mode control register (Default:10H)

BIT	Name	W/R	Description	Default Value
7:6	-	-	-	-
5:4	IMAX	W/R	LED max drive current selection: 00: 10mA 01: 20mA 10: 30mA 11: 40mA	01
3:2	-	-	-	-
1	EN_ARRAY	W/R	LED matrix mode enable: 0: Control each LED channel individually 1: 4x11 LED matrix	0
0	FULL_FADE	W/R	Breathing mode selection of LED full or half single period: 0: Half single breathing mode 1: Full single breathing mode	0

04H: UPDAT, 44 LEDs parameter update control register (Default:00H)

BIT	Name	W/R	Description	Default Value
7:0	UPDATE	W	Update data in register 10H~3BH to internal dedicate processor: Write '0x81' to update 4x11 data	0

05H: CLK_SYS, Clock control register (Default:00H)

BIT	Name	W/R	Description	Default Value
7:2	-	-	-	-
1	CLK_IO	W/R	Clock input or output selection: 0: Clock input 1: Clock output, output internal OSC frequency	0
0	CLK_SEL	W/R	Clock source selection: 0: Internal OSC clock frequency 4MHz 1: External clock input	0

10H~3BH: LAyx(y=1~A, x=1~4), LED brightness and breathing time selection register (Default:00H)

BIT	Name	W/R	Description	Default Value		
7:6	FDTM	W	LED autonomous breathing time setting, Available when EN_ARRAY=10 :	00		
					FULL_FADE=0	FULL_FADE=1
			00		No fade-in/fade-out	No fade-in/fade-out
			01		0.5s	1s
			10		1s	2s
			11	2s	4s	
5:0	DIM	W	Control LED drive current, linearity and 64 levels 00H: 0 mA (LED OFF) 01H: (1/63)*IMAX mA 02H: (2/63)*IMAX mA ... 3FH: (63/63)*IMAX mA	00		


60H~6AH: LEDON_i (i=1~B), Row i LED trigger control (Default:00H)

BIT	Name	W/R	Description	Default Value
7:4	-	-	-	-
3	LEDON _i 4	W/R	Row i, C4 column trigger control: FULL_FADE=0: 0: LED fade-out trigger 1: LED fade-in trigger FULL_FADE=1: 0: Clear trigger state 1: LED trigger a fade-in and fade-out process	0
2	LEDON _i 3	W/R	Row i, C3 column trigger control: FULL_FADE=0: 0: LED fade-out trigger 1: LED fade-in trigger FULL_FADE=1: 0: Clear trigger state 1: LED trigger a fade-in and fade-out process	0
1	LEDON _i 2	W/R	Row i, C2 column trigger control: FULL_FADE=0: 0: LED fade-out trigger 1: LED fade-in trigger FULL_FADE=1: 0: Clear trigger state 1: LED trigger a fade-in and fade-out process	0
0	LEDON _i 1	W/R	Row i, C1 column trigger control: FULL_FADE=0: 0: LED fade-out trigger 1: LED fade-in trigger FULL_FADE=1: 0: Clear trigger state 1: LED trigger a fade-in and fade-out process	0


70H~7AH: INTN_LA_i (i=1~B), Row i LED interrupt state register (Default:00H)

BIT	Name	W/R	Description	Default Value
7:4	-	-	-	-
3	INTN_LA _y 4	R	Row y, column 4 interrupt state: 0: No interrupt 1: Interrupt	0
2	INTN_LA _y 3	R	Row y, column 3 interrupt state: 0: No interrupt 1: Interrupt	0
1	INTN_LA _y 2	R	Row y, column 2 interrupt state: 0: No interrupt 1: Interrupt	0
0	INTN_LA _y 1	R	Row y, column 1 interrupt state: 0: No interrupt 1: Interrupt	0

TAPE AND REEL INFORMATION




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




All Dimensions are nominal

D1 (mm)	D0 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
330	12.4	4.3	4.3	1.1	2	8	4	12	Q1


PACKAGE DESCRIPTION



TOP VIEW




BOTTOM VIEW



SIDE VIEW

RECOMMENDED LAND PATTERN



TOP VIEW

REVISION HISTORY

Version	Date	Revision Record
V1.0	Aug. 2018	First officially release
V1.1	Jun. 2019	Modify the software reset description --page12

DISCLAIMER

Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.

单击下面可查看定价，库存，交付和生命周期等信息

[>>AWINIC\(艾为\)](#)