

## **Features**

- Drives up to six IGBT/MOSFET power devices
- Gate drive supplies up to 20 V per channel
- Integrated bootstrap functionality
- Over-current protection
- Over-temperature shutdown input
- Advanced input filter
- Integrated deadtime protection
- Shoot-through (cross-conduction) protection
- Undervoltage lockout for V<sub>CC</sub> & V<sub>BS</sub>
- Enable/disable input and fault reporting
- Adjustable fault clear timing
- Separate logic and power grounds
- 3.3 V input logic compatible
- Tolerant to negative transient voltage
- Designed for use with bootstrap power supplies
- Matched propagation delays for all channels
- -40°C to 125°C operating range
- RoHS compliant
- Lead-Free

# **Typical Applications**


- Appliance motor drives
- Servo drives
- Micro inverter drives
- General purpose three phase inverters

# **Product Summary**

	•
Topology	3 Phase
Voffset	≤ 600 V
V <sub>OUT</sub>	10 V – 20 V
I <sub>o+</sub> & I <sub>o-</sub> (typical)	180 mA & 380 mA
t <sub>ON</sub> & t <sub>OFF</sub> (typical)	530 ns & 530 ns
Deadtime (typical)	275 ns

# **Package Options**









## **Description**

The IRS23365DM is a high voltage, high speed, power MOSFET and IGBT gate drivers with three high-side and three lowside referenced output channels for 3-phase applications. This IC is designed to be used with low-cost bootstrap power supplies; the bootstrap diode functionality has been integrated into this device to reduce the component count and the PCB size. Proprietary HVIC and latch immune CMOS technologies have been implemented in a rugged monolithic structure. The floating logic input is compatible with standard CMOS or LSTTL outputs (down to 3.3 V logic). A current trip function which terminates all six outputs can be derived from an external current sense resistor. Enable functionality is available to terminate all six outputs simultaneously. An open-drain FAULT signal is provided to indicate that a fault (e.g., over-current, overtemperature, or undervoltage shutdown event) has occurred. Fault conditions are cleared automatically after a delay programmed externally via an RC network connected to the RCIN input. The output drivers feature a high-pulse current buffer stage designed for minimum driver cross-conduction. Shoot-through protection circuitry and a minimum deadtime circuitry have been integrated into this IC. Propagation delays are matched to simplify the HVIC's use in high frequency applications. The floating channels can be used to drive N-channel power MOSFETs or IGBTs in the high-side configuration, which operate up to 600 V.

Simplified Block Diagram







## Qualification Information<sup>†</sup>

Qualification					
Qualification Level		Industrial <sup>††</sup>			
		Comments: This family of ICs has passed JEDEC's Industria qualification. IR's Consumer qualification level is granted b extension of the higher Industrial level.			
Moisture Sensitivity Level		MLPQ7X7	MSL3 <sup>†††</sup> , 260°C (per IPC/JEDEC J-STD-020)		
	Human Body Model	Class 1B (per JEDEC standard JESD22-A114)			
ESD	Machine Model	(per EIA/JEDE	Class B C standard EIA/JESD22-A115)		
	Charged Device Model ††††	Class IV (per JEDEC standard JESD22-C101)			
IC Latch-Up Test		Class I, Level A			
To Euten-op Test		(per JESD78)			
RoHS Complian	t		Yes		

- Qualification standards can be found at International Rectifier's web site http://www.irf.com/
- † †† Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information.
- ††† Higher MSL ratings may be available for the specific package types listed here. Please contact your International Rectifier sales representative for further information.
- Charged Device Model classification is based on SOIC28W package. ††††



# **Absolute Maximum Ratings**

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to Vss unless otherwise stated in the table. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Voltage clamps are included between V<sub>CC</sub> & COM (25 V),  $V_{CC}$  &  $V_{SS}$  (25 V), and  $V_B$  &  $V_S$  (25 V).

Symbol	Definition	Min	Max	Units
V <sub>CC</sub>	Low side supply voltage	-0.3	25 <sup>†</sup>	
$V_{IN}$	Logic input voltage (HIN, LIN, ITRIP, EN)	V <sub>SS</sub> -0.3	V <sub>SS</sub> +5.2	
$V_{RCIN}$	RCIN input voltage	V <sub>SS</sub> -0.3	V <sub>CC</sub> +0.3	
$V_B$	High-side floating well supply voltage	-0.3	625 <sup>†</sup>	V
Vs	High-side floating well supply return voltage	V <sub>B</sub> -25 <sup>†</sup>	V <sub>B</sub> +0.3	
V <sub>HO</sub>	Floating gate drive output voltage	V <sub>S</sub> -0.3	V <sub>B</sub> +0.3	
$V_{LO}$	Low-side output voltage	COM-0.3	V <sub>CC</sub> +0.3	
$V_{FLT}$	Fault output voltage	V <sub>SS</sub> -0.3	V <sub>CC</sub> +0.3	
COM	Power ground	V <sub>CC</sub> -25	V <sub>CC</sub> +0.3	
dV <sub>S</sub> /dt	Allowable V <sub>S</sub> offset supply transient relative to V <sub>SS</sub>	_	50	V/ns
$PW_{HIN}$	High-side input pulse width	500	_	ns
$P_D$	Package power dissipation @ T <sub>A</sub> ≤+25°C	_	2.0	W
Rth <sub>JA</sub>	Thermal resistance, junction to ambient	_	63	°C/W
TJ	Junction temperature	_	150	
Ts	Storage temperature	-55	150	°C
$T_L$	Lead temperature (soldering, 10 seconds)	_	300	

All supplies are tested at 25 V. An internal 25 V clamp exists for each supply.



# **Recommended Operating Conditions**

For proper operation, the device should be used within the recommended conditions. All voltage parameters are absolute voltages referenced to  $V_{SS}$  unless otherwise stated in the table. The offset rating is tested with supplies of  $(V_{CC}\text{-COM}) = (V_{B}\text{-}V_{S}) = 15 \text{ V}$ .

	Definition	Min	Max	Units
Symbol				
V <sub>CC</sub>	Low-side supply voltage	10	20	
V <sub>IN</sub>	HIN, LIN, & EN input voltage	V <sub>SS</sub>	V <sub>SS</sub> +5	
V <sub>B</sub>	High-side floating well supply voltage	V <sub>S</sub> +10	V <sub>S</sub> +20	
Vs	High-side floating well supply offset voltage <sup>†</sup>	COM-8	600	
V <sub>S</sub> (t)	Transient high-side floating supply voltage <sup>††</sup>	-50	600	
$V_{HO}$	Floating gate drive output voltage	Vs	V <sub>B</sub>	V
$V_{LO}$	Low-side output voltage	COM	V <sub>cc</sub>	
COM	Power ground	-5	5	
$V_{FLT}$	FAULT output voltage	V <sub>SS</sub>	$V_{CC}$	
$V_{RCIN}$	RCIN input voltage	V <sub>SS</sub>	V <sub>CC</sub>	
V <sub>ITRIP</sub>	ITRIP input voltage	V <sub>SS</sub>	V <sub>SS</sub> +5	
TA	Ambient temperature	-40	125	°C

<sup>†</sup> Logic operation for Vs of –8 V to 600 V. Logic state held for Vs of –8 V to –V<sub>BS</sub>. Please refer to Design Tip DT97-3 for more details.

<sup>††</sup> Operational for transient negative  $V_S$  of  $V_{SS}$  - 50 V with a 50 ns pulse width. Guaranteed by design. Refer to the Application Information section of this datasheet for more details.



# **Static Electrical Characteristics**

 $(V_{CC}\text{-}COM) = (V_B\text{-}V_S) = 15 \text{ V}$ .  $T_A = 25^{\circ}\text{C}$  unless otherwise specified. The  $V_{IN}$  and  $I_{IN}$  parameters are referenced to  $V_{SS}$  and are applicable to all six channels. The  $V_O$  and  $I_O$  parameters are referenced to respective  $V_S$  and COM and are applicable to the respective output leads HO or LO. The  $V_{CCUV}$  parameters are referenced to  $V_{SS}$ . The  $V_{BSUV}$  parameters are referenced to  $V_S$ .

Symbol	Definition		Тур	Max	Units	Test Conditions	
V <sub>CCUV</sub> +	V <sub>CC</sub> supply undervoltage positive going threshold	8	8.9	9.8			
V <sub>CCUV</sub> -	V <sub>CC</sub> supply undervoltage negative going threshold	7.4	8.2	9			
V <sub>CCUVHY</sub>	V <sub>CC</sub> supply undervoltage hysteresis	0.3	0.7	_	.,		
V <sub>BSUV+</sub>	V <sub>BS</sub> supply undervoltage positive going threshold	8	8.9	9.8	V	NA	
V <sub>BSUV</sub> -	V <sub>BS</sub> supply undervoltage negative going threshold	7.4	8.2	9			
V <sub>BSUVHY</sub>	V <sub>BS</sub> supply undervoltage hysteresis	0.3	0.7	_			
I <sub>LK</sub>	High-side floating well offset supply leakage	_	_	50	^	V <sub>B</sub> = V <sub>S</sub> = 600 V	
I <sub>QBS</sub>	Quiescent V <sub>BS</sub> supply current	_	70	120	μA	All inputs are in the off	
I <sub>QCC</sub>	Quiescent V <sub>CC</sub> supply current	_	2	4	mA	state	
V <sub>OH</sub>	High level output voltage drop, V <sub>BIAS</sub> -V <sub>O</sub>	_	0.90	1.4	V		
V <sub>OL</sub>	Low level output voltage drop, Vo	<b>—</b>	0.40	0.6	V	I <sub>O</sub> = 20 mA	
I <sub>o+</sub>	Output high short circuit pulsed current	120	180	_	- mA	V <sub>O</sub> =0 V,V <sub>IN</sub> =0 V, PW ≤ 10 μs	
I <sub>o-</sub>	Output low short circuit pulsed current	250	380	_	IIIA	V <sub>O</sub> =15 V,V <sub>IN</sub> =5 V, PW ≤ 10 μs	
$V_{IH}$	Logic "1" input voltage	2.5	_	_		NIA	
V <sub>IL</sub>	Logic "0" input voltage		_	0.8	V	NA	
V <sub>IN,CLAMP</sub>	Input voltage clamp (HIN, LIN, ITRIP and EN)	4.8	5.2	5.65	ľ	I <sub>IN</sub> = 100 μA	
I <sub>HIN+</sub>	Input bias current (HO = High)	_	165	220		V <sub>IN</sub> = 0 V	
I <sub>HIN-</sub>	Input bias current (HO = Low)	_	120	165	1.	V <sub>IN</sub> = 4 V	
I <sub>LIN+</sub>	Input bias current (LO = High)	_	165	220	μA	V <sub>IN</sub> = 0 V	
I <sub>LIN-</sub>	Input bias current (LO = Low)	_	120	165		V <sub>IN</sub> = 4 V	
V <sub>RCIN,TH</sub>	RCIN positive going threshold	_	8		.,		
V <sub>RCIN,HY</sub>	RCIN hysteresis	_	3	_	V	NA	
I <sub>RCIN</sub>	RCIN input bias current	_	_	1	μA	V <sub>RCIN</sub> = 0 V or 15 V	
R <sub>ON,RCIN</sub>	RCIN low on resistance	_	50	100	Ω	I = 1.5 mA	
VIT,TH+	ITRIP positive going threshold	0.37	0.46	0.55	V	NA	
VIT,TH-	ITRIP negative going threshold	_	0.4	_			
VIT,HYS	ITRIP hysteresis	_	0.07	_			
IITRIP+	"High" ITRIP input bias current	_	5	20	μA	VIN = 4 V	
IITRIP-	"Low" ITRIP input bias current	_	_	1		VIN = 0 V	
VEN,TH+	Enable positive going threshold		_	2.5	V	NA	
VEN,TH-	Enable negative going threshold	0.8	_	_			
IEN+	"High" enable input bias current		5	20	μA	VIN = 4 V	
IEN-	"Low" enable input bias current		_	1		VIN = 0 V	
RON,FLT	FAULT low on resistance	_	50	100	Ω	I = 1.5 mA	
RBS	Internal BS diode Ron		200	_		NA	



# **Dynamic Electrical Characteristics**

 $V_{CC} = V_B = 15 \text{ V}$ ,  $V_S = V_{SS} = COM$ ,  $T_A = 25^{\circ}C$ , and  $C_L = 1000 \text{ pF}$  unless otherwise specified.


Symbol	Definition	Min	Тур	Max	Units	Test Conditions
ton	Turn-on propagation delay	400	530	750		
t <sub>OFF</sub>	Turn-off propagation delay	400	530	750		
t <sub>R</sub>	Turn-on rise time		125	190		V <sub>IN</sub> = 0 V & 5 V
t⊧	Turn-off fall time	_	50	75		VIN - U V & S V
t <sub>FIL,IN</sub>	Input filter time <sup>T</sup> (HIN, LIN, ITRIP)	200	350	510	ns	
t <sub>EN</sub>	Enable low to output shutdown propagation delay	350	460	650		$V_{IN}$ , $V_{EN}$ = 0 V or 5 V
t <sub>FILTER,EN</sub>	Enable input filter time	100	200	_		NA
t <sub>FLTCLR</sub>	FAULT clear time RCIN: R = 2 M $\Omega$ , C = 1 nF	1.3	1.65	2	ms	$V_{IN} = 0 \text{ V or } 5 \text{ V}$ $V_{ITRIP} = 0 \text{ V}$
t <sub>ITRIP</sub>	ITRIP to output shutdown propagation delay	500	750	1200		V <sub>ITRIP</sub> = 5 V
t <sub>BL</sub>	ITRIP blanking time		400			V <sub>IN</sub> = 0 V or 5 V
t <sub>FLT</sub>	ITRIP to FAULT propagation delay	400	600	950		V <sub>ITRIP</sub> = 5 V
DT	Deadtime	190	275	420		
MDT	DT matching <sup>††</sup>	1	1	60	ns	$V_{IN} = 0 V \& 5 V$ without external deadtime
МТ	Delay matching time $(t_{ON}, t_{OFF})^{\dagger\dagger}$	_	_	50		V <sub>IN</sub> = 0 V & 5 V with external deadtime larger than DT
PM	Pulse width distortion ****	_	—	75		PW input=10 μs

<sup>†</sup> The minimum width of the input pulse is recommended to exceed 500 ns to ensure the filtering time of the input filter is exceeded.

<sup>††</sup> ††† This parameter applies to all of the channels. Please see the application section for more details.

PM is defined as PW<sub>IN</sub> - PW<sub>OUT</sub>.








Functional Block Diagram: IRS23365D VB: SET Input Latch VSS/COM HIN1 ΗV Noise Deadtime & НО Driver Level Filter Level UV Shoot-Through Shifter Shifter Detect Input Prevention VS RESET LIN1 Noise Filter Integrated BootFET Input SET VB: HIN2 Noise Latch VSS/COM VSS/COM Deadtime & Filter Driver HO. Level Level Shoot-Through UV Shifter Shifter Input Prevention Detect LIN2 VS Noise RESET Filter Integrated BootFET Input SET VB: Noise HIN3 Latch Filter Deadtime & VSS/COM VSS/COM Shoot-Through Driver но Level UV Level Input Prevention Shifter Shifter Detect LIN3 Noise VS: RESET Filter Integrated VSS BootFET VC Input ΕN Noise UV Filter Detect VSS/COM Driver LO Level Delay Shifter Input ITRIP Noise Filter √ ± 0.46 V Q Set Dominant VSS/COM Latch LO R Delay Driver Level **RCIN** Shifter VSS/COM FAULT Driver LO Level Delay Shifter CO



Input/Output Pin Equivalent Circuit Diagrams: IRS23365D






# Lead Definitions: IRS23365DM

Symbol	Description
VCC	Low-side supply voltage
VSS	Logic ground
VB1	High-side gate drive floating supply (phase 1)
VB2	High-side gate drive floating supply (phase 2)
VB3	High-side gate drive floating supply (phase 3)
VS1	High voltage floating supply return (phase 1)
VS2	High voltage floating supply return (phase 2)
VS3	High voltage floating supply return (phase 3)
HIN1/N	Logic inputs for high-side gate driver outputs (phase 1); input is out-of-phase with output
HIN2/N	Logic inputs for high-side gate driver outputs (phase 2); input is out-of-phase with output
HIN3/N	Logic inputs for high-side gate driver outputs (phase 3); input is out-of-pha se with output
LIN1/N	Logic inputs for low-side gate driver outputs (phase 1); input is out-of-phase with output
LIN2/N	Logic inputs for low-side gate driver outputs (phase 2); input is out-of-phase with output
LIN3/N	Logic inputs for low-side gate driver outputs (phase 3); input is out-of-phase with output
HO1	High-side driver outputs (phase 1)
HO2	High-side driver outputs (phase 2)
HO3	High-side driver outputs (phase 3)
LO1	Low-side driver outputs (phase 1)
LO2	Low-side driver outputs (phase 2)
LO3	Low-side driver outputs (phase 3)
СОМ	Low-side gate drive return
FAULT/N	Indicates over-current, over-temperature (ITRIP), or low-side undervoltage lockout has occurred. This pin has negative logic and an open-drain output. The use of over-current and over-temperature protection requires the use of external components.
EN	Logic input to shutdown functionality. Logic functions when EN is high (i.e., positive logic). No effect on FAULT and not latched.
ITRIP	Analog input for over-current shutdown. When active, ITRIP shuts down outputs and activates FAULT and RCIN low. When ITRIP becomes inactive, FAULT stays active low for an externally set time t <sub>FLTCLR</sub> , then automatically becomes inactive (open-drain high impedance).
RCIN	An external RC network input used to define the FAULT CLEAR delay (t <sub>FLTCLR</sub> ) approximately equal to R*C. When RCIN > 8 V, the FAULT pin goes back into an open-drain high-impedance state.



# **Lead Assignments**



The central exposed pad (35) has to be connected to COM for better electrical performance.



# **Application Information and Additional Details**

Information regarding the following topics are included as subsections within this section of the datasheet.

- IGBT/MOSFET Gate Drive
- Switching and Timing Relationships
- Deadtime
- Matched Propagation Delays
- Input Logic Compatibility
- Undervoltage Lockout Protection
- Shoot-Through Protection
- Enable Input
- Fault Reporting and Programmable Fault Clear Timer
- Over-Current Protection
- Over-Temperature Shutdown Protection
- Truth Table: Undervoltage lockout, ITRIP, and ENABLE
- Advanced Input Filter
- Short-Pulse / Noise Rejection
- Integrated Bootstrap Functionality
- Bootstrap Power Supply Design
- Separate Logic and Power Grounds
- Tolerant to Negative V<sub>S</sub> Transients
- PCB Layout Tips
- Integrated Bootstrap FET limitation
- Additional Documentation

### **IGBT/MOSFET Gate Drive**

The IRS23365D HVICs are designed to drive up to six MOSFET or IGBT power devices. Figures 1 and 2 illustrate several parameters associated with the gate drive functionality of the HVIC. The output current of the HVIC, used to drive the gate of the power switch, is defined as  $I_O$ . The voltage that drives the gate of the external power switch is defined as  $V_{HO}$  for the high-side power switch and  $V_{LO}$  for the low-side power switch; this parameter is sometimes generically called  $V_{OUT}$  and in this case does not differentiate between the high-side or low-side output voltage.




Figure 1: HVIC sourcing current




Figure 2: HVIC sinking current



#### **Switching and Timing Relationships**

The relationship between the input and output signals of the IRS23365D are illustrated below in Figures 3. From these figures, we can see the definitions of several timing parameters (i.e., PWIN, PWOUT, ton, toff, tr, and tr) associated with this device.




Figure 3: Switching time waveforms

The following two figures illustrate the timing relationships of some of the functionality of the IRS23365D; this functionality is described in further detail later in this document.

During interval A of Figure 4, the HVIC has received the command to turn-on both the high- and low-side switches at the same time; as a result, the shoot-through protection of the HVIC has prevented this condition and both the high- and low-side output are held in the off state.

Interval B of Figures 4 and 5 shows that the signal on the ITRIP input pin has gone from a low to a high state; as a result, all of the gate drive outputs have been disabled (i.e., see that HOx has returned to the low state; LOx is also held low), the voltage on the RCIN pin has been pulled to 0 V, and a fault is reported by the FAULT output transitioning to the low state. Once the ITRIP input has returned to the low state, the output will remain disabled and the fault condition reported until the voltage on the RCIN pin charges up to V<sub>RCIN,TH</sub> (see interval C in Figure 6); the charging characteristics are dictated by the RC network attached to the RCIN pin.

During intervals D and E of Figure 4, we can see that the enable (EN) pin has been pulled low (as is the case when the driver IC has received a command from the control IC to shutdown); this results in the outputs (HOx and LOx) being held in the low state until the enable pin is pulled high.






Figure 4: Input/output timing diagram




Figure 5: Detailed view of B & C intervals

#### **Deadtime**

This family of HVICs features integrated deadtime protection circuitry. The deadtime for these ICs is fixed; other ICs within IR's HVIC portfolio feature programmable deadtime for greater design flexibility. The deadtime feature inserts a time period (a minimum deadtime) in which both the high- and low-side power switches are held off; this is done to ensure that the power switch being turned off has fully turned off before the second power switch is turned on. This minimum deadtime is automatically inserted whenever the external deadtime is shorter than DT; external deadtimes larger than DT are not modified by the gate driver. Figure 6 illustrates the deadtime period and the relationship between the output gate signals.

The deadtime circuitry of the IRS23365D is matched with respect to the high- and low-side outputs of a given channel; additionally, the deadtimes of each of the three channels are matched. Figure 6 defines the two deadtime parameters (i.e.,  $DT_1$  and  $DT_2$ ) of a specific channel; the deadtime matching parameter (MDT) associated with the IRS23365D specifies the maximum difference between  $DT_1$  and  $DT_2$ . The MDT parameter also applies when comparing the DT of one channel of the IRS23365D to that of another.






Figure 6: Illustration of deadtime

## **Matched Propagation Delays**

The IRS23365D is designed with propagation delay matching circuitry. With this feature, the IC's response at the output to a signal at the input requires approximately the same time duration (i.e., ton, toff) for both the low-side channels and the highside channels; the maximum difference is specified by the delay matching parameter (MT). Additionally, the propagation delay for each low-side channel is matched when compared to the other low-side channels and the propagation delays of the highside channels are matched with each other; the MT specification applies as well. The propagation turn-on delay (ton) of the IRS23365D is matched to the propagation turn-on delay (t<sub>OFF</sub>).

### Input Logic Compatibility

The inputs of this IC are compatible with standard CMOS and TTL outputs. The IRS23365D has been designed to be compatible with 3.3 V and 5 V logic-level signals. Figure 7 illustrates an input signal to the IRS23365D, its input threshold values, and the logic state of the IC as a result of the input signal.




Figure 7: HIN & LIN input thresholds



#### **Undervoltage Lockout Protection**

This family of ICs provides undervoltage lockout protection on both the V<sub>CC</sub> (logic and low-side circuitry) power supply and the V<sub>BS</sub> (high-side circuitry) power supply. Figure 8 is used to illustrate this concept; V<sub>CC</sub> (or V<sub>BS</sub>) is plotted over time and as the waveform crosses the UVLO threshold (V<sub>CCUV+/-</sub> or V<sub>BSUV+/-</sub>) the undervoltage protection is enabled or disabled.

Upon power-up, should the V<sub>CC</sub> voltage fail to reach the V<sub>CCUV+</sub> threshold, the IC will not turn-on. Additionally, if the V<sub>CC</sub> voltage decreases below the V<sub>CCUV</sub>- threshold during operation, the undervoltage lockout circuitry will recognize a fault condition and shutdown the high- and low-side gate drive outputs, and the FAULT pin will transition to the low state to inform the controller of the fault condition.

Upon power-up, should the V<sub>BS</sub> voltage fail to reach the V<sub>BSUV</sub> threshold, the IC will not turn-on. Additionally, if the V<sub>BS</sub> voltage decreases below the V<sub>BSUV</sub> threshold during operation, the undervoltage lockout circuitry will recognize a fault condition, and shutdown the high-side gate drive outputs of the IC.

The UVLO protection ensures that the IC drives the external power devices only when the gate supply voltage is sufficient to fully enhance the power devices. Without this feature, the gates of the external power switch could be driven with a low voltage, resulting in the power switch conducting current while the channel impedance is high; this could result in very high conduction losses within the power device and could lead to power device failure.




Figure 8: UVLO protection



## **Shoot-Through Protection**

The IRS23365D is equipped with shoot-through protection circuitry (also known as cross-conduction prevention circuitry). Figure 9 shows how this protection circuitry prevents both the high- and low-side switches from conducting at the same time. Table 1 illustrates the input/output relationship of the devices in the form of a truth table.




Figure 9: Illustration of shoot-through protection circuitry

IRS23365D									
HIN	HIN LIN HO LO								
0	0	0	0						
0	1	1	0						
1	0	0	1						
1	1	0	0						

Table 1: Input/output truth table for IRS23365D

### **Enable Input**

The IRS23365D is equipped with an enable input pin that is used to shutdown or enable the HVIC. When the EN pin is in the high state the HVIC is able to operate normally (assuming no other fault conditions). When a condition occurs that should shutdown the HVIC, the EN pin should see a low logic state. The enable circuitry of the IRS23365D features an input filter; the minimum input duration is specified by t<sub>FILTER.EN</sub>. Please refer to the EN pin parameters V<sub>EN.TH+</sub>, V<sub>EN.TH+</sub>, and I<sub>EN</sub> for the details of its use. Table 2 gives a summary of this pin's functionality and Figure 10 illustrates the outputs' response to a shutdown command.

Enable Input					
Enable input high Outputs enabled					
Enable input low	Outputs disabled				

Table 2: Enable functionality truth table (\*assumes no other fault condition)




Figure 10: Output enable timing waveform



#### **Fault Reporting and Programmable Fault Clear Timer**

The IRS23365D provides an integrated fault reporting output and an adjustable fault clear timer. There are two situations that would cause the HVIC to report a fault via the FAULT pin. The first is an undervoltage condition of  $V_{CC}$  and the second is if the ITRIP pin recognizes a fault. Once the fault condition occurs, the FAULT pin is internally pulled to  $V_{SS}$  and the fault clear timer is activated. The fault output stays in the low state until the fault condition has been removed and the fault clear timer expires; once the fault clear timer expires, the voltage on the FAULT pin will return to  $V_{CC}$ .

The length of the fault clear time period ( $t_{FLTCLR}$ ) is determined by exponential charging characteristics of the capacitor where the time constant is set by  $R_{RCIN}$  and  $C_{RCIN}$ . In Figure 11 where we see that a fault condition has occurred (UVLO or ITRIP), RCIN and FAULT are pulled to  $V_{SS}$ , and once the fault has been removed, the fault clear timer begins. Figure 12 shows that  $R_{RCIN}$  is connected between the  $V_{CC}$  and the RCIN pin, while  $C_{RCIN}$  is placed between the RCIN and  $V_{SS}$  pins.




Figure 11: RCIN and FAULT pin waveforms




Figure 12: Programming the fault clear timer

The design guidelines for this network are shown in Table 3.

C <sub>RCIN</sub>	≤1 nF
	Ceramic
R <sub>RCIN</sub>	0.5 MΩ to 2 MΩ
	>> R <sub>ON,RCIN</sub>

Table 3: Design guidelines

The length of the fault clear time period can be determined by using the formula below.

$$v_{\rm C}(t) = V_{\rm f}(1-e^{-t/{\rm RC}})$$

 $t_{FLTCLR} = -(R_{RCIN}C_{RCIN})In(1-V_{RCIN,TH}/V_{CC})$ 



#### **Over-Current Protection**

The IRS23365D HVICs are equipped with an ITRIP input pin. This functionality can be used to detect over-current events in the DC- bus. Once the HVIC detects an over-current event through the ITRIP pin, the outputs are shutdown, a fault is reported through the FAULT pin, and RCIN is pulled to Vss.

The level of current at which the over-current protection is initiated is determined by the resistor network (i.e., R<sub>0</sub>, R<sub>1</sub>, and R<sub>2</sub>) connected to ITRIP as shown in Figure 13, and the ITRIP threshold (VIT,TH+). The circuit designer will need to determine the maximum allowable level of current in the DC- bus and select R<sub>0</sub>, R<sub>1</sub>, and R<sub>2</sub> such that the voltage at node V<sub>X</sub> reaches the over-current threshold (V<sub>IT,TH+</sub>) at that current level.




Figure 13: Programming the over-current protection

For example, a typical value for resistor R<sub>0</sub> could be 50 mΩ. The voltage of the ITRIP pin should not be allowed to exceed 5 V; if necessary, an external voltage clamp may be used.


### **Over-Temperature Shutdown Protection**

The ITRIP input of the IRS23365D can also be used to detect over-temperature events in the system and initiate a shutdown of the HVIC (and power switches) at that time. In order to use this functionality, the circuit designer will need to design the resistor network as shown in Figure 14 and select the maximum allowable temperature.

This network consists of a thermistor and two standard resistors R<sub>3</sub> and R<sub>4</sub>. As the temperature changes, the resistance of the thermistor will change; this will result in a change of voltage at node V<sub>X</sub>. The resistor values should be selected such the voltage V<sub>X</sub> should reach the threshold voltage (V<sub>IT,TH+</sub>) of the ITRIP functionality by the time that the maximum allowable temperature is reached. The voltage of the ITRIP pin should not be allowed to exceed 5 V.

When using both the over-current protection and over-temperature protection with the ITRIP input, OR-ing diodes (e.g., DL4148) can be used. This network is shown in Figure 15; the OR-ing diodes have been labeled D<sub>1</sub> and D<sub>2</sub>.








Figure 14: Programming over-temperature protection

Figure 15: Using over-current protection and overtemperature protection

### Truth Table: Undervoltage lockout, ITRIP, and ENABLE

Table 4 provides the truth table for the IRS23365D. The first line shows that the UVLO for V<sub>CC</sub> has been tripped; the FAULT output has gone low and the gate drive outputs have been disabled.  $V_{CCUV}$  is not latched in this case and when  $V_{CC}$  is greater than  $V_{\text{CCUV}}$ , the FAULT output returns to the high impedance state.

The second case shows that the UVLO for V<sub>BS</sub> has been tripped and that the high-side gate drive outputs have been disabled. After V<sub>BS</sub> exceeds the V<sub>BSUV</sub> threshold, HO will stay low until the HVIC input receives a new rising transition of HIN. The third case shows the normal operation of the HVIC. The fourth case illustrates that the ITRIP trip threshold has been reached and that the gate drive outputs have been disabled and a fault has been reported through the fault pin. In the last case, the HVIC has received a command through the EN input to shutdown; as a result, the gate drive outputs have been disabled.

	VCC	VBS	ITRIP	EN	RCIN	FAULT	LO	НО
UVLO V <sub>CC</sub>	<v<sub>CCUV</v<sub>	1	1	_	High	0	0	0
UVLO V <sub>BS</sub>	15 V	<v<sub>BSUV</v<sub>	0 V	5 V	High	High impedance	LIN	0
Normal operation	15 V	15 V	0 V	5 V	High	High impedance	LIN	HIN
ITRIP fault	15 V	15 V	>V <sub>ITRIP</sub>	5 V	Low	0	0	0
EN command	15 V	15 V	0 V	0 V	High	High impedance	0	0

Table 4: IRS23365D UVLO, ITRIP, EN, RCIN, & FAULT truth table

### **Advanced Input Filter**

The advanced input filter allows an improvement in the input/output pulse symmetry of the HVIC and helps to reject noise spikes and short pulses. This input filter has been applied to the HIN, LIN, and EN inputs. The working principle of the new filter is shown in Figures 16 and 17.

Figure 16 shows a typical input filter and the asymmetry of the input and output. The upper pair of waveforms (Example 1) show an input signal with a duration much longer then t<sub>FIL,IN</sub>; the resulting output is approximately the difference between the input signal and tFIL.IN. The lower pair of waveforms (Example 2) show an input signal with a duration slightly longer then t<sub>FIL.IN</sub>; the resulting output is approximately the difference between the input signal and t<sub>FIL.IN</sub>.

Figure 17 shows the advanced input filter and the symmetry between the input and output. The upper pair of waveforms (Example 1) show an input signal with a duration much longer then t<sub>FIL.IN</sub>; the resulting output is approximately the same duration as the input signal. The lower pair of waveforms (Example 2) show an input signal with a duration slightly longer then t<sub>FIL.IN</sub>; the resulting output is approximately the same duration as the input signal.






Figure 16: Typical input filter

Figure 17: Advanced input filter

### Short-Pulse / Noise Rejection

This device's input filter provides protection against short-pulses (e.g., noise) on the input lines. If the duration of the input signal is less than t<sub>FIL.IN</sub>, the output will not change states. Example 1 of Figure 18 shows the input and output in the low state with positive noise spikes of durations less than t<sub>FIL.IN</sub>; the output does not change states. Example 2 of Figure 18 shows the input and output in the high state with negative noise spikes of durations less than t<sub>FIL.IN</sub>; the output does not change states.





Figure 18: Noise rejecting input filters

Figures 19 and 20 present lab data that illustrates the characteristics of the input filters while receiving ON and OFF pulses.

The input filter characteristic is shown in Figure 19; the left side illustrates the narrow pulse ON (short positive pulse) characteristic while the left shows the narrow pulse OFF (short negative pulse) characteristic. The x-axis of Figure 19 shows the duration of PW<sub>IN</sub>, while the y-axis shows the resulting PW<sub>OUT</sub> duration. It can be seen that for a PW<sub>IN</sub> duration less than t<sub>FILIN</sub>, that the resulting PW<sub>OUT</sub> duration is zero (e.g., the filter rejects the input signal/noise). We also see that once the PW<sub>IN</sub> duration exceed t<sub>FIL.IN</sub>, that the PW<sub>OUT</sub> durations mimic the PW<sub>IN</sub> durations very well over this interval with the symmetry improving as the duration increases. To ensure proper operation of the HVIC, it is suggested that the input pulse width for the high-side inputs be ≥ 500 ns.

The difference between the PW<sub>OUT</sub> and PW<sub>IN</sub> signals of both the narrow ON and narrow OFF cases is shown in Figure 20; the careful reader will note the scale of the y-axis. The x-axis of Figure 20 shows the duration of PW<sub>IN</sub>, while the y-axis shows the resulting PW<sub>OUT</sub>-PW<sub>IN</sub> duration. This data illustrates the performance and near symmetry of this input filter.









Figure 19: IRS23365D input filter characteristic






Figure 20: Difference between the input pulse and the output pulse

### **Integrated Bootstrap Functionality**

The new IRS23365D family features integrated high-voltage bootstrap MOSFETs that eliminate the need of the external bootstrap diodes and resistors in many applications.

There is one bootstrap MOSFET for each high-side output channel and it is connected between the V<sub>CC</sub> supply and its respective floating supply (i.e., V<sub>B1</sub>, V<sub>B2</sub>, V<sub>B3</sub>); see Figure 21 for an illustration of this internal connection.

The integrated bootstrap MOSFET is turned on only during the time when LO is 'high', and it has a limited source current due to R<sub>BS</sub>. The V<sub>BS</sub> voltage will be charged each cycle depending on the on-time of LO and the value of the C<sub>BS</sub> capacitor, the drain-source (collector-emitter) drop of the external IGBT (or MOSFET), and the low-side free-wheeling diode drop.

The bootstrap MOSFET of each channel follows the state of the respective low-side output stage (i.e., the bootstrap MOSFET is ON when LO is high, it is OFF when LO is low), unless the V<sub>B</sub> voltage is higher than approximately 110% of V<sub>CC</sub>. In that case, the bootstrap MOSFET is designed to remain off until V<sub>B</sub> returns below that threshold; this concept is illustrated in Figure






Figure 21: Internal bootstrap MOSFET connection

Figure 22: Bootstrap MOSFET state diagram

A bootstrap MOSFET is suitable for most of the PWM modulation schemes and can be used either in parallel with the external bootstrap network (i.e., diode and resistor) or as a replacement of it. The use of the integrated bootstrap as a replacement of the external bootstrap network may have some limitations. An example of this limitation may arise when this functionality is used in non-complementary PWM schemes (typically 6-step modulations) and at very high PWM duty cycle. In these cases, superior performances can be achieved by using an external bootstrap diode in parallel with the internal bootstrap network.

## **Bootstrap Power Supply Design**

For information related to the design of the bootstrap power supply while using the integrated bootstrap functionality of the IRS23365D, please refer to Application Note 1123 (AN-1123) entitled "Bootstrap Network Analysis: Focusing on the Integrated Bootstrap Functionality." This application note is available at <a href="https://www.irf.com">www.irf.com</a>.

For information related to the design of a standard bootstrap power supply (i.e., using an external discrete diode) please refer to Design Tip 04-4 (DT04-4) entitled "Using Monolithic High Voltage Gate Drivers." This design tip is available at <a href="www.irf.com">www.irf.com</a>.

#### **Separate Logic and Power Grounds**

The IRS23365D has separate logic and power ground pin ( $V_{SS}$  and COM respectively) to eliminate some of the noise problems that can occur in power conversion applications. Current sensing shunts are commonly used in many applications for power inverter protection (i.e., over-current protection), and in the case of motor drive applications, for motor current measurements. In these situations, it is often beneficial to separate the logic and power grounds.

Figure 23 shows a HVIC with separate  $V_{SS}$  and COM pins and how these two grounds are used in the system. The  $V_{SS}$  is used as the reference point for the logic and over-current circuitry;  $V_X$  in the figure is the voltage between the ITRIP pin and the  $V_{SS}$  pin. Alternatively, the COM pin is the reference point for the low-side gate drive circuitry. The output voltage used to drive the low-side gate is  $V_{LO}$ -COM; the gate-emitter voltage ( $V_{GE}$ ) of the low-side switch is the output voltage of the driver minus the drop across  $R_{G,LO}$ .




Figure 23: Separate V<sub>SS</sub> and COM pins

## Tolerant to Negative V<sub>S</sub> Transients

A common problem in today's high-power switching converters is the transient response of the switch node's voltage as the power switches transition on and off quickly while carrying a large current. A typical 3-phase inverter circuit is shown in Figure 24; here we define the power switches and diodes of the inverter.

If the high-side switch (e.g., the IGBT Q1 in Figures 25 and 26) switches off, while the U phase current is flowing to an inductive load, a current commutation occurs from high-side switch (Q1) to the diode (D2) in parallel with the low-side switch of the same inverter leg. At the same instance, the voltage node V<sub>S1</sub>, swings from the positive DC bus voltage to the negative DC bus voltage.





Figure 24: Three phase inverter









Figure 25: Q1 conducting

Figure 26: D2 conducting

Also when the V phase current flows from the inductive load back to the inverter (see Figures 27 and 28), and Q4 IGBT switches on, the current commutation occurs from D3 to Q4. At the same instance, the voltage node, V<sub>S2</sub>, swings from the positive DC bus voltage to the negative DC bus voltage.







Figure 27: D3 conducting

Figure 28: Q4 conducting

However, in a real inverter circuit, the V<sub>S</sub> voltage swing does not stop at the level of the negative DC bus, rather it swings below the level of the negative DC bus. This undershoot voltage is called "negative V<sub>S</sub> transient".

The circuit shown in Figure 29 depicts one leg of the three phase inverter; Figures 30 and 31 show a simplified illustration of the commutation of the current between Q1 and D2. The parasitic inductances in the power circuit from the die bonding to the PCB tracks are lumped together in L<sub>C</sub> and L<sub>E</sub> for each IGBT. When the high-side switch is on, V<sub>S1</sub> is below the DC+ voltage by the voltage drops associated with the power switch and the parasitic elements of the circuit. When the high-side power switch turns off, the load current momentarily flows in the low-side freewheeling diode due to the inductive load connected to V<sub>S1</sub> (the load is not shown in these figures). This current flows from the DC- bus (which is connected to the COM pin of the HVIC) to the load and a negative voltage between V<sub>S1</sub> and the DC- Bus is induced (i.e., the COM pin of the HVIC is at a higher potential than the V<sub>S</sub> pin).





In a typical motor drive system, dV/dt is typically designed to be in the range of 3-5 V/ns. The negative  $V_S$  transient voltage can exceed this range during some events such as short circuit and over-current shutdown, when di/dt is greater than in normal operation.

International Rectifier's HVICs have been designed for the robustness required in many of today's demanding applications. The IRS23365D has been seen to withstand large negative  $V_S$  transient conditions on the order of -50 V for a period of 50 ns. An illustration of the IRS23365D's performance can be seen in Figure 32. This experiment was conducted using various loads to create this condition; the curve shown in this figure illustrates the successful operation of the IRS2336D under these stressful conditions. In case of - $V_S$  transients greater then -20 V for a period of time greater than 100 ns; the HVIC is designed to hold the high-side outputs in the off state for 4.5  $\mu$ s in order to ensure that the high- and low-side power switches are not on at the same time.




Figure 32: Negative V<sub>S</sub> transient results for an International Rectifier HVIC

Even though the IRS23365D has been shown able to handle these large negative  $V_S$  transient conditions, it is highly recommended that the circuit designer always limit the negative  $V_S$  transients as much as possible by careful PCB layout and component use.



#### **PCB Layout Tips**

Distance between high and low voltage components: It's strongly recommended to place the components tied to the floating voltage pins (V<sub>B</sub> and V<sub>S</sub>) near the respective high voltage portions of the device.

Ground Plane: In order to minimize noise coupling, the ground plane should not be placed under or near the high voltage floating side. The central exposed pad has to be connected to COM for better electrical performance.

Gate Drive Loops: Current loops behave like antennas and are able to receive and transmit EM noise (see Figure 33). In order to reduce the EM coupling and improve the power switch turn on/off performance, the gate drive loops must be reduced as much as possible. Moreover, current can be injected inside the gate drive loop via the IGBT collector-to-gate parasitic capacitance. The parasitic auto-inductance of the gate loop contributes to developing a voltage across the gate-emitter, thus increasing the possibility of a self turn-on effect.




Figure 33: Antenna Loops

Supply Capacitor: It is recommended to place a bypass capacitor (C<sub>IN</sub>) between the V<sub>CC</sub> and V<sub>SS</sub> pins. This connection is shown in Figure 34. A ceramic 1 µF ceramic capacitor is suitable for most applications. This component should be placed as close as possible to the pins in order to reduce parasitic elements.




Figure 34: Supply capacitor

Routing and Placement: Power stage PCB parasitic elements can contribute to large negative voltage transients at the switch node; it is recommended to limit the phase voltage negative transients. In order to avoid such conditions, it is recommended to 1) minimize the high-side emitter to low-side collector distance, and 2) minimize the low-side emitter to negative bus rail stray inductance. However, where negative  $V_S$  spikes remain excessive, further steps may be taken to reduce the spike. This includes placing a resistor (5  $\Omega$  or less) between the  $V_S$  pin and the switch node (see Figure 35), and in some cases using a clamping diode between  $V_{SS}$  and  $V_S$  (see Figure 36). See DT04-4 at <a href="https://www.irf.com">www.irf.com</a> for more detailed information.




Figure 36: V<sub>S</sub> resistor




Figure 37: V<sub>S</sub> clamping diode

## **Additional Documentation**

Several technical documents related to the use of HVICs are available at <a href="www.irf.com">www.irf.com</a>; use the Site Search function and the document number to quickly locate them. Below is a short list of some of these documents.

DT97-3: Managing Transients in Control IC Driven Power Stages

AN-1123: Bootstrap Network Analysis: Focusing on the Integrated Bootstrap Functionality

DT04-4: Using Monolithic High Voltage Gate Drivers

AN-978: HV Floating MOS-Gate Driver ICs



# **Parameter Temperature Trends**

Figures 38-59 provide information on the experimental performance of the IRS23365D HVIC. The line plotted in each figure is generated from actual lab data. A small number of individual samples were tested at three temperatures (-40 °C, 25 °C, and 125 °C) in order to generate the experimental (Exp.) curve. The line labeled Exp. consist of three data points (one data point at each of the tested temperatures) that have been connected together to illustrate the understood temperature trend. The individual data points on the curve were determined by calculating the averaged experimental value of the parameter (for a given temperature).




Figure 38: ton vs. temperature




Figure 40: DT vs. temperature




Figure 39:  $t_{\text{OFF}}$  vs. temperature




Figure 41: t<sub>ITRIP</sub> vs. temperature




Figure 42: t<sub>FLT</sub> vs. temperature




Figure 44: MT vs. temperature




Figure 46: PM vs. temperature




Figure 43: t<sub>EN</sub> vs. temperature




Figure 45: MDT vs. temperature




Figure 47: I<sub>ITRIP+</sub> vs. temperature




Figure 48: I<sub>QCC</sub> vs. temperature




Figure 50: I<sub>O+</sub> vs. temperature




Figure 52: V<sub>CCUV+</sub> vs. temperature




Figure 49: IQBS vs. temperature




Figure 51: I<sub>O-</sub> vs. temperature




Figure 53: V<sub>CCUV-</sub> vs. temperature




Figure 54: V<sub>BSUV+</sub> vs. temperature




Figure 56: V<sub>IT,TH+</sub> vs. temperature




Figure 58: Ron,RCIN vs. temperature




Figure 55: V<sub>BSUV-</sub> vs. temperature




Figure 57: V<sub>IT,TH-</sub> vs. temperature





Figure 59: Ron,FLT vs. temperature




# Case outline drawing for: MLPQ7X7







# Tape and Reel Details: MLPQ7X7



CARRIER TAPE DIMENSION FOR 48MLPQ7X7 Metric Imperial Min Max Max 12.10 11.90 0.474 0.476 В 3.90 4.10 0.153 0.161 0.618 0.641 D 7.40 7.60 0.291 0.299 0.281 7.15 7.35 0.281 0.289 0.059 0.059 1.50 1.50 n/a






REEL	<b>DIMENSIONS</b>	FOR	48MLP	Q7X7

	Metric		Imperial	
Code	Min	Max	Min	Max
Α	329.60	330.25	12.976	13.001
В	20.95	21.45	0.824	0.844
С	12.80	13.20	0.503	0.519
D	1.95	2.45	0.767	0.096
E	98.00	102.00	3.858	4.015
F	n/a	22.4	n/a	0.881
G	18.5	21.1	0.728	0.83
Н	16.4	18.4	0.645	0.724



# **Part Marking Information**





# **Ordering Information**

Base Part Number	Package Type	Standard Pack		Osmarlata Bart Namahan
		Form	Quantity	Complete Part Number
IRS23365D	MLPQ7x7 48L	Tube/Bulk	52	IRS23365DMPbF
		Tape and Reel	3000	IRS23365DMTRPbF

The information provided in this document is believed to be accurate and reliable. However, International Rectifier assumes no responsibility for the consequences of the use of this information. International Rectifier assumes no responsibility for any infringement of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or patent rights of International Rectifier. The specifications mentioned in this document are subject to change without notice. This document supersedes and replaces all information previously supplied.

> For technical support, please contact IR's Technical Assistance Center http://www.irf.com/technical-info/

### **WORLD HEADQUARTERS:**

233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105

# **Revision History**

Date	Comment	
09/28/11	Original document.	
10/11/11	lin+ and lin- updated	
03/27/2012	New datasheet format	
04/27/2012	Add explanation about exposed pad	

单击下面可查看定价,库存,交付和生命周期等信息

>>Infineon Technologies(英飞凌)