
# $V_{CES} = 1200V$ $I_{C(Nominal)} = 100A$ $T_{J(max)} = 175^{\circ}C$ $V_{CE(on)}$ typ = 1.7V @ $I_{C}$ = 100A

## Applications

- Industrial Motor Drives
- UPS
- HEV Inverter
- Welding

## IRG8CH97K10F

#### INSULATED GATE BIPOLAR TRANSISTOR



G	С	E
Gate	Collector	Emitter

Features	→ Benefits
Low V <sub>CE(on)</sub> Trench IGBT Technology	High Efficiency in a Wide Range of Applications
Low Switching Losses	Suitable for a Wide Range of Switching Frequencies
Very Soft Turn-off Characteristics	Reduced EMI and Overvoltage in Motor Drive Applications
10µs Short Circuit SOA	Denne di Terreziant Denfermane e ferri e concerte di Dell'e bilitte
Square RBSOA	Rugged Transient Performance for Increased Reliability
Tight Parameter Distribution	
Positive V <sub>CE(on)</sub> Temperature Coefficient	Excellent Current Sharing in Parallel Operation
Integrated Gate Resistor	Easier Paralleling with Integrated Gate Resistor
Tj(max) = 175°C	Increased Reliability

Pass nort number		Standa	rd Pack	Orderable part number	
Base part number	Package Type	Form	Quantity		
IRG8CH97K10F	Die on Film	Wafer	1	IRG8CH97K10F	

## **Mechanical Parameter**

Die Size	10.5 x 9.3	mm <sup>2</sup>		
Minimum Street Width	95	μm		
Emitter Pad Size	See Die Drawing	mm <sup>2</sup>		
Gate Pad Size	1.0 x 1.6			
Area Total / Active	97.0 / 66.7			
Thickness	140	μm		
Wafer Size	200	mm		
Notch Position	0	Degrees		
Maximum-Possible Chips per Wafer	261 pcs.			
Passivation Front side	Silicon Nitride, Polyimide			
Front Metal	Al, Si (5.6μm)			
Backside Metal	Al, Ti, Ni, Ag			
Die Bond	Electrically conductive epoxy or solder			
Reject Ink Dot Size	0.25 mm diameter minimum			

## Maximum Ratings

	Parameter	Max.	Units
V <sub>CE</sub>	Collector-Emitter Voltage, T <sub>J</sub> =25°C	1200	V
I <sub>C</sub>	DC Collector Current	0	A
I <sub>LM</sub>	Clamped Inductive Load Current ②	300	A
V <sub>GE</sub>	Gate Emitter Voltage	± 30	V
T <sub>J</sub> , T <sub>STG</sub>	Operating Junction and Storage Temperature	-40 to +175	°C

## Static Characteristics (Tested on wafers) @ T<sub>J</sub>=25°C

	Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>(BR)CES</sub>	Collector-to-Emitter Breakdown Voltage	1200				V <sub>GE</sub> = 0V, I <sub>C</sub> = 250µA
V <sub>CE(sat)</sub>	Collector-to-Emitter Saturated Voltage			2.0	V	V <sub>GE</sub> = 15V, I <sub>C</sub> = 100A, T <sub>J</sub> = 25°C ④
V <sub>GE(th)</sub>	Gate-Emitter Threshold Voltage	5.0		6.5		$I_{C} = 4.0 \text{mA}$ , $V_{GE} = V_{CE}$
I <sub>CES</sub>	Zero Gate Voltage Collector Current		1.0	30	μA	V <sub>CE</sub> = 1200V, V <sub>GE</sub> = 0V
I <sub>GES</sub>	Gate Emitter Leakage Current			±600	nA	$V_{CE} = 0V, V_{GE} = \pm 30V$
R <sub>G INTERNAL</sub>	Internal Gate Resistance	1.6	2.0	2.4	Ω	

## Electrical Characteristics (Not subject to production test- Verified by design/characterization)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>CE(sat)</sub>	Collector-to-Emitter Saturated Voltage		1.7		V	$V_{GE}$ = 15V, $I_{C}$ = 100A , $T_{J}$ = 25°C (S)
			2.1		V	$V_{GE} = 15V, I_{C} = 100A, T_{J} = 175^{\circ}C$
SCSOA	Short Circuit Safe Operating Area	10			μs	V <sub>GE</sub> = 15V, V <sub>CC</sub> = 600V
						V <sub>P</sub> ≤ 1200V,T <sub>J</sub> = 150°C
RBSOA	Reverse Bias Safe Operating Area	FULL SQUARE			T <sub>J</sub> = 175°C, I <sub>C</sub> = 300A	
					V <sub>CC</sub> = 960V, Vp ≤1200V	
					$V_{GE}$ = +20V to 0V	
C <sub>iss</sub>	Input Capacitance		9900			V <sub>GE</sub> = 0V
C <sub>oss</sub>	Output Capacitance		400		pF	V <sub>CE</sub> = 30V
C <sub>rss</sub>	Reverse Transfer Capacitance		300			f = 1.0MHz
Q <sub>g</sub>	Total Gate Charge (turn-on)	_	600			I <sub>C</sub> = 100A ⑤
$Q_{ge}$	Gate-to-Emitter Charge (turn-on)	_	40		nC	V <sub>GE</sub> = 15V
Q <sub>gc</sub>	Gate-to-Collector Charge (turn-on)	_	400			$V_{\rm CC} = 600V$

## Switching Characteristics (Inductive Load-Not subject to production test-Verified by design/characterization)

	Parameter	Min.	Тур.	Max.	Units	Conditions 6
t <sub>d(on)</sub>	Turn-On delay time	—	100	_		I <sub>C</sub> = 100A, V <sub>CC</sub> = 600V
tr	Rise time	—	20	_		R <sub>G</sub> = 1.0Ω, V <sub>GE</sub> = 15V
t <sub>d(off)</sub>	Turn-Off delay time	—	230	—		T <sub>J</sub> = 25°C
t <sub>f</sub>	Fall time	—	130	_		
t <sub>d(on)</sub>	Turn-On delay time	—	100	_	ns	I <sub>C</sub> = 100A, V <sub>CC</sub> = 600V
tr	Rise time	—	25	_		R <sub>G</sub> = 1.0Ω, V <sub>GE</sub> = 15V
t <sub>d(off)</sub>	Turn-Off delay time	—	300	_	]	T <sub>J</sub> = 150°C
t <sub>f</sub>	Fall time	—	260	_		


#### Notes:

- $\bigcirc$  The current in the application is limited by  $T_{JMax}$  and the thermal properties of the assembly.
- ②  $V_{CC} = 80\% (V_{CES}), V_{GE} = 20V.$
- $\ensuremath{\textcircled{}}$   $\ensuremath{\textcircled{}}$  Refer to AN-1086 for guidelines for measuring V\_{(BR)CES} safely.
- ④ Actual test limits take into account additional losses in the measurement setup.
- S Pulse width  $\leq$  400µs; duty cycle  $\leq$  2%.
- © Values influenced by parasitic L and C in measurement.



IRG8CH97K10F

# **Die Drawing**



## NOTES:

- 1. ALL DIMENSIONS ARE SHOWN IN MICRO-METER
- 2. CONTROLLING DIMENSION: MICRO-METER
- 3. DIE WIDTH AND LENGTH TOLERANCE: -50µm
- 4. DIE THICKNESS = 140 MICRO-METER



## Additional Testing and Screening

For Customers requiring product supplied as Known Good Die (KGD) or requiring specific die level testing, please contact your local IR Sales

## Shipping

Sawn Wafer on Film. Please contact your local IR sales office for non-standard shipping options

### Handling

- Product must be handled only at ESD safe workstations. Standard ESD precautions and safe work environments are as defined in MIL-HDBK-263.
- Product must be handled only in a class 10,000 or better-designated clean room environment.
- Singulated die are not to be handled with tweezers. A vacuum wand with a non-metallic ESD protected tip should be used.

#### Wafer/Die Storage

- Proper storage conditions are necessary to prevent product contamination and/or degradation after shipment.
- Note: To reduce the risk of contamination or degradation, it is recommended that product not being used in the assembly process be returned to their original containers and resealed with a vacuum seal process.
- Sawn wafers on a film frame are intended for immediate use and have a limited shelf life.

#### **Further Information**

For further information please contact your local IR Sales office.

#### **Revision History**

Date	Comments				
09/26/2014	<ul> <li>Updated Front Metal from "AI, Si(4um)" to "AI, Si (5.6um)" on page 1.</li> <li>Updated Die drawing and removed reference part number from Die drawing on page 3.</li> </ul>				
06/03/2015	Updated IFX logo on page 1 & 4.				



AN INFINEON TECHNOLOGIES COMPANY

IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA To contact International Rectifier, please visit <u>http://www.irf.com/whoto-call/</u>



单击下面可查看定价,库存,交付和生命周期等信息

>>Infineon Technologies(英飞凌)