

# **LM49370 Boomer® Audio Power Amplifier Series Audio Sub-System with an Ultra Low EMI, Spread Spectrum, Class D Loudspeaker Amplifier, a Dual-Mode Stereo Headphone Amplifier, and a Dedicated PCM Interface for Bluetooth Transceivers**

**Check for Samples: [LM49370](http://www.ti.com/product/lm49370#samples)**

- **<sup>2</sup>• Spread Spectrum Class D Architecture**
- **Steps • Mono Class <sup>D</sup> <sup>8</sup><sup>Ω</sup> Amplifier, <sup>490</sup> mW at 3.3V**
- **• • Two Configurable** GPIO Portable **COLL** or **AC-Coupled** Headphone Operation<br>**• Multi-Function IRQ** Output
- **• Multi-Function IRQ Output • 33mW Stereo Headphone Amplifier at 3.3V**
- **• Micro-Power Shutdown Mode • 115 mW Earpiece Amplifier at 3.3V**
- 
- **• 16-bit Mono ADC**
- **• 8 kHz to 192 kHz Stereo Audio Playback**
- **• <sup>8</sup> kHz to <sup>48</sup> kHz Mono Recording mW**
- **• Bidirectional I <sup>2</sup>S Compatible Audio Interface**
- **• Bidirectional PCM Compatible Audio Interface mW for Bluetooth Transceivers**
- **• I <sup>2</sup>S-PCM Bridge with Sample Rate Conversion**
- **• Sigma-Delta PLL for Operation from Any Clock – <sup>P</sup>LS (LS\_VDD <sup>=</sup> 3.3V, <sup>8</sup>Ω, 1% THD) <sup>490</sup> mW at Any Sample Rate**
- **• Digital 3D Stereo Enhancement**
- **• FIR Filter Programmability for Simple Tone – SNRLS (AUX IN to Loudspeaker) 90 dB (typ) Control**
- **Low Power Clock Network Operation if a 12**  $\qquad \qquad$   $\qquad$   $\qquad$  **SNR**<sub>I</sub><br> **MHz** or 13 MHz System Clock is Available **(typ) MHz or 13 MHz System Clock is Available**
- **<sup>2</sup>C or SPI Compatible Control dB (typ) Interface**
- 
- **• Support for Internal and External Microphones APPLICATIONS**
- **• Automatic Gain Control for Microphone Input**
- **• Differential Audio I/O for External Cellphone • Mobile Phones and Multimedia Terminals Module**
- **FDAS, IT Applicances and** *Differential Auxiliary Output* **<b>•** *PDAS, IT Gaming*
- **• Stereo Auxiliary Inputs**
- **• Differential Microphone Input for Internal • Digital Cameras/Camcorders Microphone**
- **• Flexible Audio Routing from Input to Output**
- **• 32 Step Volume Control for Mixers in 1.5 dB Steps**
- **<sup>1</sup>FEATURES • 16 Step Volume Control for Microphone in 2 dB Steps**
	- **Reduces EMI • Programmable Sidetone Attenuation in 3 dB**
		-
		-
		-
	- **• Available in the 4 x 4 mm 49 Bump DSBGA • 18-bit Stereo DAC Package**
		- **• Key Specifications**
			- **– PHP (AC-COUP) (A\_VDD = 3.3V, 32Ω, 1% THD) 33**
			- $P_{HP}$  (OCL) (A\_V<sub>DD</sub> = 3.3V, 32Ω, 1% THD) 31
			- $-$  **P**<sub>LS</sub> (**LS**\_V<sub>DD</sub> = 5V, 8 $\Omega$ , 1% THD) 1.2 W
			- $-$  **P**<sub>LS</sub> (LS\_V<sub>DD</sub> = 4.2V, 8Ω, 1% THD) 900 mW
			-
			- **– Shutdown Current 0.8 µA**
			- **– PSRRLS (217 Hz, LS\_VDD = 3.3V) 70 dB**
			-
			-
- **Read/Write I<sup>2</sup>C or SPI Compatible Control**  $\qquad \text{SNR}_{ADC}$  **(Mono ADC from Cell Phone In) 90 dB (typ)** 
	- **– SNRHP (Aux In to Headphones) 98 dB (typ) • Automatic Headphone & Microphone Detection**

- **• Smart Phones**
- 
- 
- **• Portable DVD/CD/AAC/MP3 Players**
- 

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of ÆĀ. Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



# **DESCRIPTION**

The LM49370 is an integrated audio subsystem that supports both analog and digital audio functions. The LM49370 includes a high quality stereo DAC, a mono ADC, a stereo headphone amplifier, which supports output cap-less (OCL) or AC-coupled (SE) modes of operation, a mono earpiece amplifier, and an ultra-low EMI spread spectrum Class D loudspeaker amplifier. It is designed for demanding applications in mobile phones and other portable devices.

The LM49370 features a bi-directional l<sup>2</sup>S interface and a bi-directional PCM interface for full range audio on either interface. The LM49370 utilizes an I<sup>2</sup>C or SPI compatible interface for control. The stereo DAC path features an SNR of 85 dB with an 18-bit 48 kHz input. In SE mode the headphone amplifier delivers at least 33 mW<sub>RMS</sub> to a 32Ω single-ended stereo load with less than 1% distortion (THD+N) when A\_V<sub>DD</sub> = 3.3V. The mono earpiece amplifier delivers at least 115mW<sub>RMS</sub> to a 32Ω bridged-tied load with less than 1% distortion (THD+N) when A\_V<sub>DD</sub> = 3.3V. The mono speaker amplifier delivers up to 490mW into an 8Ω load with less than 1% distortion when  $LS_{DD} = 3.3V$  and up to 1.2W when  $LS_{DD} = 5.0V$ .

The LM49370 employs advanced techniques to reduce power consumption, to reduce controller overhead, to speed development time, and to eliminate click and pop. Boomer audio power amplifiers were designed specifically to provide high quality output power with a minimal amount of external components. It is therefore ideally suited for mobile phone and other low voltage applications where minimal power consumption, PCB area and cost are primary requirements.

# **LM49370 Overview**







# **Typical Application**



**Figure 2. Example Application in Multimedia Mobile Phone**

<span id="page-2-0"></span>**Connection Diagrams**



**See Package Number YPG0049UUA**

Downloaded From [Oneyac.com](https://www.oneyac.com)





4 Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNAS356D&partnum=LM49370) Feedback Copyright © 2007–2012, Texas Instruments Incorporated

Product Folder Links: [LM49370](http://www.ti.com/product/lm49370?qgpn=lm49370)







#### **PIN TYPE DEFINITIONS**

- **Analog Input—**A pin that is used by the analog and is never driven by the device. Supplies are part of this classification.
- **Analog Output—**A pin that is driven by the device and should not be driven by external sources.
- **Analog Inout—**A pin that is typically used for filtering a DC signal within the device, Passive components can be connected to these pins.
- **Digital Input—**A pin that is used by the digital but is never driven.
- **Digital Output—**A pin that is driven by the device and should not be driven by another device to avoid contention.
- **Digital Inout—**A pin that is either open drain (I2C\_SDA) or a bidirectional CMOS in/out. In the later case the direction is selected by a control register within the LM49370.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



# **Absolute Maximum Ratings (1)(2)**



<span id="page-5-0"></span>(1) All voltages are measured with respect to the relevant  $V_{SS}$  pin unless otherwise specified. All grounds should be coupled as close as possible to the device.

Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not ensure specific performance limits. Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

(3) The maximum power dissipation must be de-rated at elevated temperatures and is dictated by  $T_{JMAX}$ ,  $\theta_{JA}$ , and the ambient temperature,  $T_A$ . The maximum allowable power dissipation is  $P_{DMAX} = (T_{JMAX} - T_A) / θ_{JA}$  or the number given in Absolute Maximum Ratings, whichever is lower.

(4) Human body model: 100pF discharged through a 1.5kΩ resistor.<br>(5) Machine model: 220pF - 240pF discharged through all nins

Machine model:  $220pF - 240pF$  discharged through all pins.

# **Operating Ratings**



(1) LS\_V<sub>DD</sub> must be equal to A\_V<sub>DD</sub> due to intend ESD diode structure. For proper operation, LS\_V<sub>DD</sub> and A\_V<sub>DD</sub> need to be the highest voltage than BB\_V<sub>DD</sub>, D\_V<sub>DD</sub>, and PLL\_V<sub>DD</sub> and must be applied first.

# **Electrical Characteristics (1)(2)**

Unless otherwise stated PLL\_V<sub>DD</sub> = 3.3V, D\_V<sub>DD</sub> = 3.3V, BB\_V<sub>DD</sub> = 1.8V, A\_V<sub>DD</sub> = 3.3V, LS\_V<sub>DD</sub> = 3.3V. The following specifications apply for the circuit shown in [Figure](#page-2-0) 2 unless otherwise stated. Limits apply for 25°C.



(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not ensure specific performance limits. Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

(2) All voltages are measured with respect to the relevant  $V_{SS}$  pin unless otherwise specified. All grounds should be coupled as close as possible to the device.

Typical values are measured at 25°C and represent the parametric norm.

(4) Limits are specified to TI's AOQL (Average Outgoing Quality Level).

- (5) Datasheet min/max specification limits are specified by design, test, or statistical analysis.
- (6) Digital shutdown current is measured with system clock set for PLL output while the PLL is disabled.
- 



Unless otherwise stated **PLL\_V<sub>DD</sub> = 3.3V, D\_V<sub>DD</sub> = 3.3V, BB\_V<sub>DD</sub> = 1.8V, A\_V<sub>DD</sub> = 3.3V, LS\_V<sub>DD</sub> = 3.3V. The following** specifications apply for the circuit shown in [Figure](#page-2-0) 2 unless otherwise stated. Limits apply for 25°C.



(7) Disabling or bypassing the PLL will usually result in an improvement in noise measurements.



Unless otherwise stated **PLL\_V<sub>DD</sub> = 3.3V, D\_V<sub>DD</sub> = 3.3V, BB\_V<sub>DD</sub> = 1.8V, A\_V<sub>DD</sub> = 3.3V, LS\_V<sub>DD</sub> = 3.3V. The following** specifications apply for the circuit shown in [Figure](#page-2-0) 2 unless otherwise stated. Limits apply for 25°C.





Unless otherwise stated **PLL\_V<sub>DD</sub> = 3.3V, D\_V<sub>DD</sub> = 3.3V, BB\_V<sub>DD</sub> = 1.8V, A\_V<sub>DD</sub> = 3.3V, LS\_V<sub>DD</sub> = 3.3V. The following** specifications apply for the circuit shown in [Figure](#page-2-0) 2 unless otherwise stated. Limits apply for 25°C.



(8) Disabling or bypassing the PLL will usually result in an improvement in noise measurements.

# **Electrical Characteristics [\(1\)\(2\)](#page-5-0) (continued)**

Unless otherwise stated **PLL\_V<sub>DD</sub> = 3.3V, D\_V<sub>DD</sub> = 3.3V, BB\_V<sub>DD</sub> = 1.8V, A\_V<sub>DD</sub> = 3.3V, LS\_V<sub>DD</sub> = 3.3V. The following** specifications apply for the circuit shown in [Figure](#page-2-0) 2 unless otherwise stated. Limits apply for 25°C.





Unless otherwise stated **PLL\_V<sub>DD</sub> = 3.3V, D\_V<sub>DD</sub> = 3.3V, BB\_V<sub>DD</sub> = 1.8V, A\_V<sub>DD</sub> = 3.3V, LS\_V<sub>DD</sub> = 3.3V. The following** specifications apply for the circuit shown in [Figure](#page-2-0) 2 unless otherwise stated. Limits apply for 25°C.





# **System Control**

#### **Method 1. I <sup>2</sup>C Compatible Interface**

# **I <sup>2</sup>C SIGNALS**

In  $I^2C$  mode the LM49370 pin SCL is used for the  $I^2C$  clock SCL and the pin SDA is used for the  $I^2C$  data signal SDA. Both these signals need a pull-up resistor according to I<sup>2</sup>C specification. The I<sup>2</sup>C slave address for LM49370 is **0011010<sup>2</sup>** .

# **I <sup>2</sup>C DATA VALIDITY**

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when SCL is LOW.



**Figure 4. I <sup>2</sup>C Signals: Data Validity**

# **I <sup>2</sup>C START AND STOP CONDITIONS**

START and STOP bits classify the beginning and the end of the I<sup>2</sup>C session. START condition is defined as SDA signal transitioning from HIGH to LOW while SCL line is HIGH. STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The <sup>12</sup>C master always generates START and STOP bits. The I<sup>2</sup>C bus is considered to be busy after START condition and free after STOP condition. During data transmission, I<sup>2</sup>C master can generate repeated START conditions. First START and repeated START conditions are equivalent, function-wise.



# <span id="page-11-0"></span>**TRANSFERRING DATA**

Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the 9<sup>th</sup> clock pulse, signifying an acknowledge. A receiver which has been addressed must generate an acknowledge after each byte has been received.

After the START condition, the I<sup>2</sup>C master sends a chip address. This address is seven bits long followed by an eight bit which is a data direction bit (R/W). The LM49370 address is **0011010<sup>2</sup>** . For the eighth bit, a "0" indicates a WRITE and a "1" indicates a READ. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register.



**Figure 5. I <sup>2</sup>C Chip Address**



Register changes take an effect at the SCL rising edge during the last ACK from slave.



**Figure 6. Example I <sup>2</sup>C Write Cycle**

When a READ function is to be accomplished, a WRITE function must precede the READ function, as shown in the Read Cycle waveform.



**Figure 7. Example I <sup>2</sup>C Read Cycle**



**Figure 8. I <sup>2</sup>C Timing Diagram**

# **I <sup>2</sup>C TIMING PARAMETERS**



(1) Data specified by design

Copyright © 2007–2012, Texas Instruments Incorporated Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNAS356D&partnum=LM49370) Feedback 13





#### **Method 2. SPI/Microwire Control/3–wire Control**

The LM49370 can be controlled via a three wire interface consisting of a clock, data and an active low chip\_select. To use this control method connect SPI\_MODE to BB\_V<sub>DD</sub> and use TEST\_MODE/CS as the chip\_select as follows:



**Figure 9. SPI Write Transaction**

If the application requires read access to the register set; for example to determine the cause of an interrupt request, the GPIO2 pin can be configured as an SPI format serial data output by setting the GPIO\_SEL in the GPIO configuration register (0x1Ah) to SPI\_SDO. To perform a read rather than a write to a particular address the MSB of the register address field is set to a 1, this effectively mirrors the contents of the register field to readonly locations above 0x80h:



**Figure 10. SPI Read Transaction**





**Figure 12. SPI Timing**



# **Status & Control Registers**



**Table 1. Register Map(1)**

(1) The default value of all I2C registers is 0x00h.

# **BASIC CONFIGURATION REGISTER**

This register is used to control the basic function of the chip.

<span id="page-15-0"></span>

For reliable headset / push button detection the following bits should be defined before enabling the headset detection system by setting bit 0 of CHIP\_MODE:

The OCL-bit (Cap / Capless headphone interface; bit 6 of HP\_OUTPUT (0x15h))

The headset insert/removal debounce settings (bits 6:3 of DETECT (0x17h))

The BTN\_TYPE-bit (Parallel / Series push button type; bit 3 MIC\_2 register (0x0Ch))

The parallel push button debounce settings (bits 5:4 of MIC\_2 register (0x0Ch))

All register fields controlling the audio system should be defined before setting bit 1 of CHIP\_MODE and should not be altered while the audio sub-system is active.

If the analog or digital levels are below −12dB then it is not necessary to set the stereo bit allowing greater output levels to be obtained for such signals.

# **CLOCKS CONFIGURATION REGISTER**

This register is used to control the clocks throughout the chip.



**NSTRUMENTS** 

#### **[www.ti.com](http://www.ti.com)** SNAS356D –FEBRUARY 2007–REVISED MARCH 2012

<span id="page-16-0"></span>

#### **Table 3. CLOCKS (0x01h)**

#### **LM49370 CLOCK NETWORK**

The audio ADC operates at 125\*fs ( or 128\*fs), so it requires a 1.000 MHz (or 1.024MHz) clock to sample at 8 kHz (at point **C** as marked on the following diagram). If the stereo DAC is running at 125\*fs (or128\*fs), it requires a 12.000MHz (or 12.288MHz) clock (at point **B**) for 48 kHz data. It is expected that the PLL is used to drive the audio system operating at 125\*fs unless a 12.000 MHz master clock is supplied or the sample rate is always a multiple of 8 kHz. In this case the PLL can be bypassed to reduce power, with clock division being performed by the Q and R dividers instead. The PLL can also be bypassed if the system is running at 128\*fs and a 12.288MHz master clock is supplied and the sample rate is a multiple of 8kHz. The PLL can also use the I<sup>2</sup>S clock input as a source. In this case, the audio DAC uses the clock from the output of the PLL and the audio ADC either uses the PLL output divided by  $2*F_{S(DAC)}$ /F<sub>S(ADC)</sub> or a system clock divided by Q, this allows n<sup>\*</sup>8 kHz recording and 44.1 kHz playback.

MCLK must be less than or equal to 30 MHz. I2S\_CLK and PCM\_CLK should be below 6.144MHz.

When operating at 125\*fs, the LM49370 is designed to work from a 12.000 MHz or 11.025 MHz clock at point **A**. When operating at 128\*fs, the LM49370 is designed to work from a 12.288MHz or 11.2896 MHz clock at point A. This is used to drive the power management and control logic. Performance may not meet the electrical specifications if the frequency at this point deviates significantly beyond this range.





**Figure 13. LM49370 Clock Network**

# **COMMON CLOCK SETTINGS FOR THE DAC & ADC**

When DAC\_MODE = '00' (bits 7:6 of (0x00h)), the DAC has an over sampling ratio of 125 but requires a 250\*fs clock at point **B**. This allows a simple clocking solution as it will work from 12.000 MHz (common in most systems with Bluetooth or USB) at 48 kHz exactly, the following table describes the clock required at point **B** for various clock sample rates in the different DAC modes:





#### **NOTE**

When DAC\_MODE = '01' with the  $1^2$ S or PCM interface operating as master, the stereo DAC operates at half the frequency of the clock at point B. This divided by two DAC clock is used as the source clock for the audio port.

The over sampling ratio of the ADC is set by ADC MODE (bit 0 of 0x07h)). The table below shows the required clock frequency at point **C** for the different ADC modes.



#### **Table 5. Common ADC Clock Frequencies**



Methods for producing these clock frequencies are described in the [PLL](#page-18-0) Section.

# <span id="page-18-0"></span>**PLL M DIVIDER CONFIGURATION REGISTER**

This register is used to control the input section of the PLL.

# **Table 6. PLL\_M (0x02h)(1)**



(1) See Further Notes on PLL [Programming](#page-20-0) for more detail.

The M divider should be set such that the output of the divider is between 0.5 MHz and 5 MHz.

The division of the M divider is derived from PLL\_M such that:

 $M = (PLL_M + 1)/2$ 

# **PLL N DIVIDER CONFIGURATION REGISTER**

This register is used to control the feedback divider of the PLL.



#### **Table 7. PLL\_N (0x03h)(1)**

(1) See Further Notes on PLL [Programming](#page-20-0) for further details.

The N divider should be set such that the output of the divider is between 0.5 MHz and 5 MHz. (Fin/M)\*N will be the target resting VCO frequency,  $F_{VCO}$ . The N divider should be set such that 40 MHz < (Fin/M)\*N < 60 MHz. Fin/M is often referred to as  $F_{comp}$  (comparison frequency) or  $F_{ref}$  (reference frequency), in this document  $F_{comp}$  is used.

The integer division of the N divider is derived from PLL\_N such that:

For 9 < PLL\_N < 251: N = PLL\_N

# **PLL P DIVIDER CONFIGURATION REGISTER**

This register is used to control the output divider of the PLL.

**STRUMENTS** 

**EXAS** 



(1) See Further Notes on PLL [Programming](#page-20-0) for more details.

The division of the P divider is derived from PLL\_P such that:

 $P = (PLL_P + 1)/2$ 

# **PLL N MODULUS CONFIGURATION REGISTER**

This register is used to control the modulation applied to the feedback divider of the PLL.





(1) See Further Notes on PLL [Programming](#page-20-0) for more details.



The complete N divider is a fractional divider as such:

 $N = 1 - N + 1 - N$  MOD/32

If the modulus input is zero then the N divider is simply an integer N divider. The output from the PLL is determined by the following formula:

 $F_{\text{out}} = (F_{\text{in}}^* N)/(M^* P)$ 

#### <span id="page-20-0"></span>**FURTHER NOTES ON PLL PROGRAMMING**

The sigma-delta PLL Is designed to drive audio circuits requiring accurate clock frequencies of up to 30MHz with frequency errors noise-shaped away from the audio band. The 5 bits of modulus control provide exact synchronization of 48kHz and 44.1kHz sample rates from any common system clock. In systems where an isochronous I<sup>2</sup>S data stream is the source of data to the DAC a clock synchronous to the sample rate should be used as input to the PLL (typically the I<sup>2</sup>S clock). If no isochronous source is available, then the PLL can be used to obtain a clock that is accurate to within 1Hz of the correct sample rate although this is highly unlikely to be a problem.



**Figure 14. PLL Overview**









**Table 11. Example PLL Settings for 48 kHz and 44.1 kHz Sample Rates in DAC MODE 01**

These tables cover the most common applications, obtaining clocks for derivative sample rates such as 22.05 kHz should be done by increasing the P divider value or using the R/Q dividers.

An example of obtaining 12.000 MHz from 1.536 MHz is shown below (this is typical for deriving DAC clocks from I2S datastreams).

Choose a small range of P so that the VCO frequency is swept between 40 MHz and 60 MHz (or 60–80 MHz if VCOFAST is used). Remembering that the P divider can divide by half integers, for a 12 MHz output, this gives possible P values of 3, 3.5, 4, 4.5, or 5. The M divider should be set such that the comparison frequency (Fcomp) is between 0.5 and 5 MHz. This gives possible M values of 1, 1.5, 2, 2.5, or 3. The most accurate N and N\_MOD can be calculated by sweeping the P and M inputs of the following formulas:

 $N = FLOOR{([Four/Fin)*(P*M)], 1}$ 

N\_MOD = ROUND{32\*[((Fout)/Fin)\*(P\*M)-N],0}

This shows that setting  $M = 1$ ,  $N = 39+1/16$ ,  $P = 5$  (i.e. PLL\_M = 0, PLL\_N = 39, PLL\_N\_MOD = 2, & PLL\_P = 4) gives a comparison frequency of 1.536MHz, a VCO frequency of 60 MHz and an output frequency of 12.000 MHz. The same settings can be used to get 11.025 from 1.4112 MHz for 44.1 kHz sample rates.

Care must be taken when synchronization of isochronous data is not possible, i.e. when the PLL has to be used but an exact frequency match cannot be found. The I2S should be master on the LM49370 so that the data source can support appropriate SRC as required. This method should only be used with data being read on demand to eliminate sample rate mismatch problems.

Where a system clock exists at an integer multiple of the required ADC or DAC clock rate it is preferable to use this rather than the PLL. The LM49370 is designed to work in 8, 12, 16, 24, 48 kHz modes from a 12 MHz clock and 8 kHz modes from a 13 MHz clock without the use of the PLL. This saves power and reduces clock jitter which can affect SNR.

# **PLL Loop Filter**

LM49370 requires a second or third order loop filter on PLL\_FILT pin. LM49370 demoboard schematic has the recommended values to use for the second order filter. Please refer to the LM49370 demoboard schematic.



#### **ADC\_1 CONFIGURATION REGISTER**

This register is used to control the LM49370's audio ADC.



#### **Table 12. ADC\_1 (0x06h)**

# **ADC\_2 CONFIGURATION REGISTER**

This register is used to control the LM49370's audio ADC.

#### **Table 13. ADC\_2 (0x07h)**



Texas<br>Instruments

# **Table 13. ADC\_2 (0x07h) (continued)**



(1) Refer to the AGC [Overview](#page-26-0) for further detail.

# **AGC\_1 CONFIGURATION REGISTER**

This register is used to control the LM49370's Automatic Gain Control. (2)

# **Table 14. AGC\_1 (0x08h)**



(2) See the AGC [Overview.](#page-26-0)



## **Table 14. AGC\_1 (0x08h) (continued)**



# **AGC\_2 CONFIGURATION REGISTER**

This register is used to control the LM49370's Automatic Gain Control.



# **Table 15. AGC\_2 (0x09h)**

Downloaded From [Oneyac.com](https://www.oneyac.com)



# **Table 15. AGC\_2 (0x09h) (continued)**

(1) The AGC can be used to control the analog path of the microphone to the output stages or to optimize the microphone path for recording on the ADC. When the analog path is used this bit should be set to ensure the target is tightly adhered to. If the ADC is the only destination of the microphone or the desired analog mixer level is line level then AGC\_TIGHT should be cleared, allowing greater dynamic rage of the recorded signal. For further details see the AGC [Overview.](#page-26-0)

# **AGC\_3 CONFIGURATION REGISTER**

This register is used to control the LM49370's Automatic Gain Control. (2)

#### **Table 16. AGC\_3 (0x0Ah)**







# **Table 16. AGC\_3 (0x0Ah) (continued)**

#### <span id="page-26-0"></span>**AGC OVERVIEW**

The Automatic Gain Control (AGC) system can be used to optimize the dynamic range of the ADC for voice data when the level of the source is unknown. A target level for the output is set so that any transients on the input won't clip during normal operation. The AGC circuit then compares the output of the ADC to this level and increases or decreases the gain of the microphone preamplifier to compensate. If the audio from the microphone is to be output digitally through the ADC then the full dynamic range of the ADC can be used automatically. If the output is through the analog mixer then the ADC is used to monitor the microphone level. In this case, the analog dynamic range is less important than the absolute level, so AGC\_TIGHT should be set to tie transients closely to the target level.

To ensure that the system doesn't reduce the quality of the speech by constantly modulating the microphone preamplifier gain, the ADC output is passed through an envelope detector. This frames the output of the ADC into time segments roughly equal to the phonemes found in speech (AGC\_FRAME\_TIME). To calculate this, the circuit must also know the sample rate of the data from the ADC (ADC\_SAMPLERATE). If after a programmable number of these segments (AGC\_HOLDTIME), the level is consistently below target, the gain will be increased at a programmable rate (AGC\_DECAY). If the signal ever exceeds the target level (AGC\_TARGET) then the gain of the microphone is reduced immediately at a programmable rate (AGC\_ATTACK). This is demonstrated below:



**Figure 15. AGC Operation Example**

The signal in the above example starts with a small analog input which, after the hold time has timed out, triggers a rise in the gain  $[(1) \rightarrow (2)]$ . After some time the real analog input increases and it reaches the threshold for a gain reduction which decreases the gain at a faster rate  $[(2) \rightarrow (3)]$  to allow the elimination of typical popping noises.

Only ADC outputs that are considered signal (rather than noise) are used to adjust the microphone preamplifier gain. The signal to noise ratio of the expected input signal is set by NOISE\_GATE\_THRESHOLD. In some situations it is preferable to remove audio considered to be consisting solely of background noise from the audio output; for example conference calls. This can be done by setting NOISE GATE ON. This does not affect the performance of the AGC algorithm.

**EXAS STRUMENTS** 

SNAS356D –FEBRUARY 2007–REVISED MARCH 2012 **[www.ti.com](http://www.ti.com)**

The AGC algorithm should not be used where very large background noise is present. If the type of input data, application and microphone is known then the AGC will typically not be required for good performance, it is intended for use with inputs with a large dynamic range or unknown nominal level. When setting NOISE\_GATE\_THRESHOLD be aware that in some mobile phone scenarios the ADC SNR will be dictated by the microphone performance rather than the ADC or the signal. Gain changes to the microphone are performed on zero crossings. To eliminate DC offsets, wind noise, and pop sounds from the output of the ADC, the ADC's HPF should always be enabled.

#### **MIC\_1 CONFIGURATION REGISTER**

This register is used to control the microphone configuration.





(1) On changing INT\_EXT from internal to external note that the dc blocking cap will not be charged so some time should be taken (300ms for a 1µF cap) between the detection of an external headset and the switching of the output stages and ADC to that input to allow the DC points on either side of this cap to stabilize. This can be accomplished by deselecting the microphone input from the audio outputs and ADC until the DC points stabilize. An active MIC path to CPOUT or the ADC may result in the microphone DC blocking caps causing audio pops under the following situations:1) Switching between internal and external microphone operation while in chip modes '10' or '11'.2) Toggling in and out of powerdown/standby modes.3) Toggling between chip modes '10' and '11' whenever external microphone operation is selected.4) The insertion/removal of a headset while in chip modes '10' or '11' whenever external microphone operation is selected. To avoid these potential pop issues, it is recommended to deselect the microphone input from CPOUT and ADC until the DC points stabilize.

#### **MIC\_2 CONFIGURATION REGISTER**

This register is used to control the microphone configuration.

#### **Table 18. MIC\_2 (0x0Ch)**





#### **Table 18. MIC\_2 (0x0Ch) (continued)**



In OCL mode there is a trade-off between the external microphone supply voltage (EXT\_MIC\_BIAS - OCL\_VCM\_ VOLTAGE) and the maximum output power possible from the headphones. A lower OCL\_VCM\_VOLTAGE gives a higher microphone supply voltage but a lower maximum output power from the headphone amplifiers due to the lower OCL\_VCM\_VOLTAGE -  $\widetilde{A}_{\text{N}}V_{SS}$ .

#### **Table 19. External MIC Supply Voltages in OCL Mode**

<span id="page-28-0"></span>

# EXAS **STRUMENTS**

#### **SIDETONE ATTENUATION REGISTER**

This register is used to control the analog sidetone attenuation. (1)



**Table 20. SIDETONE (0x0Dh)**

(1) An active SIDETONE path to an audio output may result in the microphone DC blocking caps causing audio pops under the following situations:1) Switching between internal and external microphone operation while in chip modes '10' or '11'.2) Toggling in and out of powerdown/standby modes.3) Toggling between chip modes '10' and '11' whenever external microphone operation is selected.4) The insertion/removal of a headset while in chip modes '10' or '11' whenever external microphone operation is selected.To avoid potential pop noises, it is recommended to set SIDETONE\_ATTEN to '0000' until DC points have stabilized whenever the SIDETONE path is used.

# **CP\_INPUT CONFIGURATION REGISTER**

This register is used to control the differential cell phone input.



#### **Table 21. CP\_INPUT (0x0Eh)**



## **AUX\_LEFT CONFIGURATION REGISTER**

This register is used to control the left aux analog input.



# **Table 22. AUX\_LEFT (0x0Fh)**

(1) The recommended mixer level is 1V RMS. The auxiliary analog inputs can be boosted by 12 dB if enough headroom is available. Clipping may occur if the analog power supply is insufficient to cater for the required gain.

# **AUX\_RIGHT CONFIGURATION REGISTER**

This register is used to control the right aux analog input.





(1) The recommended mixer level is 1V RMS. The auxiliary analog inputs can be boosted by 12 dB if enough headroom is available. Clipping may occur if the analog power supply is insufficient to cater for the required gain.

# **DAC CONFIGURATION REGISTER**

This register is used to control the DAC levels to the mixer.



#### **Table 24. DAC (0x11h)**

(1) The output from the DAC is 1V RMS for a full scale digital input. This can be boosted by 12 dB if enough headroom is available. Clipping may occur if the analog power supply is insufficient to cater for the required gain.

# **CP\_OUTPUT CONFIGURATION REGISTER**

This register is used to control the differential cell phone output.<sup>(2)</sup>

# **Table 25. CP\_OUTPUT (0x12h)**



(2) The gain of cell phone output amplifier is 0 dB.

# **AUX\_OUTPUT CONFIGURATION REGISTER**

This register is used to control the differential auxiliary output. (1)



#### **Table 26. AUX\_OUTPUT (0x13h)**

(1) The gain of the auxiliary output amplifier is 0 dB. If a second (external) loudspeaker amplifier is to be used its gain should be set to 12 dB to match the onboard loudspeaker amplifier gain.



### **LS\_OUTPUT CONFIGURATION REGISTER**

This register is used to control the loudspeaker output.<sup>(1)</sup>

#### **Table 27. LS\_OUTPUT (0x14h)**



(1) The gain of the loudspeaker output amplifier is 12 dB.

#### **HP\_OUTPUT CONFIGURATION REGISTER**

This register is used to control the stereo headphone output.<sup>(1)</sup>

#### **Table 28. HP\_OUTPUT (0x15h)**



(1) The gain of the headphone output amplifier is –6 dB for the cell phone input channel and sidetone channel of the mixer. When the STEREO bit (0x00h) is set, headphone output amplifier gain is –6 dB for the left and right channel. When the STEREO bit (0x00h) is cleared, the headphone output amplifier gain is –12 dB for the left and right channel (to allow enough headroom for adding them and routing them to both headphone amplifiers).

#### **EP\_OUTPUT CONFIGURATION REGISTER**

This register is used to control the mono earpiece output.<sup>(1)</sup>

#### **Table 29. EP\_OUTPUT (0x16h)**



(1) The gain of the earpiece output amplifier is 6 dB.



# **DETECT CONFIGURATION REGISTER**

This register is used to control the headset detection system.



# **Table 30. DETECT (0x17h)**

#### **HEADSET DETECT OVERVIEW**

The LM49370 has built in monitors to automatically detect headset insertion or removal. The detection scheme can differentiate between mono, stereo, mono-cellular and stereo-cellular headsets. Upon detection of headset insertion or removal, the LM49370 updates read-only bit 0 - headset absence/presence, bit 1- mono/stereo headset and bit 2 - headset without mic / with mic, of the STATUS register (0x18h). Headset insertion/removal and headset type can also be detected in standby mode; this consumes no analog supply current when the headset is absent.

The LM49370 can be programmed to raise an interrupt (set the IRQ pin high) when headset insert/removal is sensed by setting bit 0 of DETECT (0x17h). When headset detection is enabled in active mode and a headset is not detected, the HPL\_OUT and HPR\_OUT amplifiers will be disabled (switched off for capless mode and muted for AC-coupled mode) and the EXT\_BIAS pin will be disconnected from the MIC\_BIAS amplifier, irrespective of control register settings.



The LM49370 also has the capability to detect button press, when a button is present on the headset microphone. Both parallel button-type (in parallel with the headset microphone, default value) and series buttontype (in series with the headset microphone) can be detected; the button type used needs to be defined in bit 3 of MIC\_2 (0x0Ch). Button press can also be detected in stand-by mode; this consumes 10 µA of analog supply current for a series type push button and 100 µA for a parallel type push button. Upon button press, the LM49370 updates bit 3 of STATUS (0x18h). In active OCL mode, with internal microphone selected (INT\_EXT = 0; (reg 0x0Bh)), if a parallel pushbutton headset is inserted into the system, INT\_EXT must be set high before BTN (bit 3 of STATUS (0x18h)) can be read. The LM49370 can also be programmed to raise an interrupt on the IRQ pin when button press is sensed by setting bit 1 of DETECT (0x17h).

The LM49370 provides debounce programmability for headset and button detect. Debounce programmability can be used to reject glitches generated, and hence avoid false detection, while inserting/removing a headset or pressing a button.

Headset insert/removal debounce time is defined by HS\_DBNC\_TIME; bits 6:3 of DETECT (0x17h). Parallel button press debounce time is defined by BTN\_DBNC\_TIME; bits 5:4 of MIC\_2 (0x0Ch).

Note that since the first effect of a series button press (microphone disconnected) is indistinguishable from headset removal, the debounce time for series button press in defined by HS\_DBNC\_TIME.

Headset and push button detection can be enabled by setting CHIP\_MODE 0; bit 0 of BASIC (0x00h). For reliable headset / push button detection all following bits should be defined before enabling the headset detection system:

- 1. the OCL-bit (AC-Coupled / Capless headphone interface (bit 6 of HP\_OUTPUT (0x15h))
- 2. the headset insert/removal debounce settings (bit 6:3 of DETECT (0x17h))
- 3. the BTN\_TYPE-bit (Parallel / Series push button type (bit 3 of MIC\_2 (0x0Ch))
- 4. the parallel push button debounce settings (bit 5:4 of MIC\_2 (0x0Ch))

[Figure](#page-34-0) 16 shows terminal connections and jack configuration for various headsets. Care should be taken to avoid any DC path from the MIC\_DET pin to ground when a headset is not inserted.

<span id="page-34-0"></span>

The wiring of the headset jack to the LM49370 will depend on the intended mode of the headphone amplifier:



Connection for Non-OCL Mode (AC-Coupled) Headset Detection

#### **Figure 17. Connection of Headset Jack to LM49370 Depends on the Mode of the Headphone Amplifier.**

In non-OCL mode, two 1kΩ resistors are optional and not needed if chip is active without headset event detection in Basic Register (0x00h) bits 1:0. If chip is active with headset event detection, these two resistors set an internal threshold voltage for a comparator that produces the headphone detect pulse. The value of these should be 1kΩ with tolerance of ±10% or better.

#### **STATUS REGISTER**

This register is used to report the status of the device.





(1) The detection IRQ is cleared when this register has been written to.

(2) This field is cleared whenever the STATUS (0x18h) register has been written to.


# **Table 31. STATUS (0x18h)[\(1\)\(2\)](#page-36-0) (continued)**



## <span id="page-36-0"></span>**3D CONFIGURATION REGISTER**

This register is used to control the configuration of the 3D circuit.

## **Table 32. 3D (0x19h)**





## **I2S PORT MODE CONFIGURATION REGISTER**

This register is used to control the audio data interfaces.



## **Table 33. I2S Mode (0x1Ah)**





## **I2S PORT CLOCK CONFIGURATION REGISTER**

This register is used to control the audio data interfaces.

## **Table 34. I2S Clock (0x1Bh)**









(1) For DAC\_MODE = '00', '10', '11', DAC\_CLOCK is the clock at the output of the R divider. For DAC\_MODE = '01', DAC\_CLOCK is a divided by two version of the clock at the output of the R divider.

#### **DIGITAL AUDIO DATA FORMATS**

I<sup>2</sup>S master mode can only be used when the DAC is enabled unless the FORCE\_RQ bit is set. PCM Master mode can only be used when the ADC is enabled, unless the FORCE\_RQ bit is set. If the PCM receiver interface is operated in slave mode the clock and sync should be enabled at the same time because the PCM receiver uses the first PCM frame to calculate the PCM interface format. This format can not be changed unless a soft reset is issued. Operating the LM49370 in master mode eliminates the risk of sample rate mismatch between the data converters and the audio interfaces.

In slave mode, the PCM and I<sup>2</sup>S receivers only record the 1st 16 and 18 bits of the serial words respectively. The I<sup>2</sup>S and PCM formats are as followed:





SNAS356D –FEBRUARY 2007–REVISED MARCH 2012 **[www.ti.com](http://www.ti.com)**











## **PCM PORT MODE CONFIGURATION REGISTER**

This register is used to control the audio data interfaces.

### **Table 35. PCM MODE (0x1Ch)**



(1) For DAC\_MODE = '00', '10', '11', DAC\_CLOCK is the clock at the output of the R divider. For DAC\_MODE = '01', DAC\_CLOCK is a divided by two version of the clock at the output of the R divider.





## **Figure 22. PCM Audio Port CLOCK/SYNC Options**

## **PCM PORT CLOCK CONFIGURATION REGISTER**

This register is used to control the configuration of audio data interfaces.



#### **Table 36. PCM Clock (0x1Dh)**

(1) For DAC\_MODE = '00', '10', '11', DAC\_CLOCK is the clock at the output of the R divider. For DAC\_MODE = '01', DAC\_CLOCK is a divided by two version of the clock at the output of the R divider.

**EXAS STRUMENTS** 

SNAS356D –FEBRUARY 2007–REVISED MARCH 2012 **[www.ti.com](http://www.ti.com)**

### **SRC CONFIGURATION REGISTER**

This register is used to control the configuration of the Digital Routing interfaces. (2)





(2) Please refer to the Application Note AN-1591 ([SNAA039\)](http://www.ti.com/lit/pdf/SNAA039) for the detailed discussion on how to use the  $I^2S$  to PCM Bridge.





**Figure 23. I <sup>2</sup>S to PCM Bridge**

### **GPIO CONFIGURATION REGISTER**

This register is used to control the GPIOs and to control the digital signal routing when using the ADC and DAC to perform sample rate conversion.



## **Table 38. GPIO Control (0x1Fh)**

SNAS356D –FEBRUARY 2007–REVISED MARCH 2012 **[www.ti.com](http://www.ti.com)**



#### **DAC PATH COMPENSATION FIR CONFIGURATION REGISTERS**

To allow for compensation of roll off in the DAC and analog filter sections an FIR compensation filter is applied to the DAC input data at the original sample rate. Since the DAC can operate at different over sampling ratios the FIR compensation filter is programmable. By default the filter applies approx 2dB of compensation at 20kHz. 5 taps is sufficient to allow passband equalization and ripple cancellation to around +/0.01dB.

The filter can also be used for precise digital gain and simple tone controls although a DSP or CPU should be used for more powerful tone control if required. As the FIR filter must always be phase linear, the coefficients are symmetrical. Coefficients C0, C1, and C2 are programmable, C3 is equal to C1 and C4 is equal to C0. The maximum power of this filter must not exceed that of the examples given below:



**Figure 24. FIR Consumption Filter Taps**



For DAC\_MODE = '00 and '01', the defaults should be sufficient; but for DAC\_MODE = '10' and '11', care should be taken to ensure the widest bandwidth is available without requiring such a large attenuation at DC that inband noise becomes audible.

#### **Table 39. Compensation Filter C0 LSBs (0x20h)**



#### **Table 40. Compensation Filter C0 MSBs (0x21h)**



#### **Table 41. Compensation Filter C1 LSBs (0x22h)**



#### **Table 42. Compensation Filter C1 MSBs (0x23h)**



#### **Table 43. Compensation Filter C2 LSBs (0x24h)**



44 Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNAS356D&partnum=LM49370) Feedback Copyright © 2007–2012, Texas Instruments Incorporated



## **Table 44. Compensation Filter C2 MSBs (0x25h)**



SNAS356D –FEBRUARY 2007–REVISED MARCH 2012 **[www.ti.com](http://www.ti.com)**

Texas **NSTRUMENTS** 



### **Typical Performance Characteristics**

(For all performance curves AV<sub>DD</sub> refers to the voltage applied to the A\_V<sub>DD</sub> and LS\_V<sub>DD</sub> pins. DV<sub>DD</sub> refers to the voltage applied to the D\_V<sub>DD</sub> and PLL\_V<sub>DD</sub> pins; AV<sub>DD</sub> = 3.3V and DV<sub>DD</sub> = 3.3V unless otherwise specified.



20 20k 50 100 200 500 1k 2k 5k 10k FREQUENCY (Hz)



# **Typical Performance Characteristics (continued)**



SNAS356D –FEBRUARY 2007–REVISED MARCH 2012 **[www.ti.com](http://www.ti.com)**

Texas **NSTRUMENTS** 

**Typical Performance Characteristics (continued)** (For all performance curves AV<sub>DD</sub> refers to the voltage applied to the A\_V<sub>DD</sub> and LS\_V<sub>DD</sub> pins. DV<sub>DD</sub> refers to the voltage applied to the D\_V<sub>DD</sub> and PLL\_V<sub>DD</sub> pins; AV<sub>DD</sub> = 3.3V and DV<sub>DD</sub> = 3.3V unless otherwise specified. MONO ADC Frequency Response Zoom<br> $f_S = 8kHz$ , 6dB MIC<br>+0.5 MONO ADC Frequency Response<br>f<sub>s</sub> = 8kHz, 6dB MIC f<sub>s</sub> = 8kHz, 6dB MIC  $+10$  $+0$  $+0.4$ -10 +0.3 -20 +0.2 MAGNITUDE (dB) MAGNITUDE (dB) e)  $\overline{a}$ -30 +0.1 MAGNITUDE MAGNITUDE -40  $+<sub>0</sub>$ -50 -0.1 -60 -0.2 -70 -0.3 -80 -0.4 -90  $-100$ <br>20 -0.5 20 20k 50 100 200 500 1k 2k 5k 10k 50 100 200 500 1k 2k 5k 10k 50 100 200 500 1k 2k 5k 10k 20k<br>
FREQUENCY (Hz)<br>
FREQUENCY (Hz)<br> **So 100 200 500 1k 2k 5k 10k 20k**<br> **So 100 200 500 1k 2k 5k 10k 20k**<br> **So 100 200 500 1k 2k 5k 10k 20k**<br>
<br> **MONO ADC Frequency Response Zoot**<br> **MONO ADC Fre** FREQUENCY (Hz) FREQUENCY (Hz) **Figure 37. Figure 38.** MONO ADC Frequency Response<br> $f_S = 8kHz$ , 36dB MIC<br>+10 MONO ADC Frequency Response<br>f<sub>s</sub> = 8kHz, 36dB MIC f<sub>s</sub> = 8kHz, 36dB MIC  $+0.5$ +0 +0.4  $-10$ +0.3 -20 +0.2 MAGNITUDE (dB) MAGNITUDE (dB) **MAGNITUDE (dB** -30 +0.1 -40  $+<sub>0</sub>$ -50 -0.1 -60 -0.2 -70 -0.3 -80 -0.4 -90 -100  $-0.5$   $-20$ 20 50 100 200 500 1k 2k 5k 10k 20k 50 100 200 500 1k 2k 5k 10k 50 100 200 500 1k 2k 5k 10k 20k<br>
FREQUENCY (Hz)<br> **EXELUENCY (Hz)**<br> **SO ADC Frequency Response**<br> **So 100 ADC Frequency Response**<br> **So 100 ADC Frequency Response**<br> **MONO ADC Frequency Response Zoot**<br>  $f_S = 16kHz$ , 6dB MIC<br> FREQUENCY (Hz) FREQUENCY (Hz) **Figure 39. Figure 40.** MONO ADC Frequency Response<br> $f_S = 16kHz$ , 6dB MIC<br>+10 MONO ADC Frequency Response<br>f<sub>s</sub> = 16kHz, 6dB MIC f<sub>s</sub> = 16kHz, 6dB MIC +0.5  $+0$ +0.4 -10 +0.3 -20 +0.2  $\overline{a}$ MAGNITUDE (dB) MAGNITUDE (dB) -30 +0.1 MAGNITUDE -40  $+0$ -50 -0.1 -60 -0.2 -70 -0.3 -80 -0.4 -90 -100 -0.5 20 50 100 200 500 1k 2k 5k 10k 20k 20 50 100 200 500 1k 2k 5k 10k 20k 500 1k 2k FREQUENCY (Hz) FREQUENCY (Hz) **Figure 41. Figure 42.**



#### **[www.ti.com](http://www.ti.com)** SNAS356D –FEBRUARY 2007–REVISED MARCH 2012

## **Typical Performance Characteristics (continued)**

(For all performance curves AV<sub>DD</sub> refers to the voltage applied to the A\_V<sub>DD</sub> and LS\_V<sub>DD</sub> pins. DV<sub>DD</sub> refers to the voltage



SNAS356D –FEBRUARY 2007–REVISED MARCH 2012 **[www.ti.com](http://www.ti.com)**

Texas **NSTRUMENTS** 





# **[www.ti.com](http://www.ti.com)** SNAS356D –FEBRUARY 2007–REVISED MARCH 2012





SNAS356D –FEBRUARY 2007–REVISED MARCH 2012 **[www.ti.com](http://www.ti.com)**

Texas **NSTRUMENTS** 



### **Typical Performance Characteristics (continued)**

(For all performance curves AV<sub>DD</sub> refers to the voltage applied to the A\_V<sub>DD</sub> and LS\_V<sub>DD</sub> pins. DV<sub>DD</sub> refers to the voltage applied to the D\_V<sub>DD</sub> and PLL\_V<sub>DD</sub> pins; AV<sub>DD</sub> = 3.3V and DV<sub>DD</sub> = 3.3V unless otherwise specified.



FREQUENCY (Hz)









SNAS356D –FEBRUARY 2007–REVISED MARCH 2012 **[www.ti.com](http://www.ti.com)**

Texas **NSTRUMENTS** 



### **Typical Performance Characteristics (continued)**

(For all performance curves AV<sub>DD</sub> refers to the voltage applied to the A\_V<sub>DD</sub> and LS\_V<sub>DD</sub> pins. DV<sub>DD</sub> refers to the voltage





**[www.ti.com](http://www.ti.com)** SNAS356D –FEBRUARY 2007–REVISED MARCH 2012

### **Typical Performance Characteristics (continued)**



SNAS356D –FEBRUARY 2007–REVISED MARCH 2012 **[www.ti.com](http://www.ti.com)**

**EXAS NSTRUMENTS** 





### **Typical Performance Characteristics (continued)**







SNAS356D –FEBRUARY 2007–REVISED MARCH 2012 **[www.ti.com](http://www.ti.com)**

Texas **NSTRUMENTS** 





# **Typical Performance Characteristics (continued)**





SNAS356D –FEBRUARY 2007–REVISED MARCH 2012 **[www.ti.com](http://www.ti.com)**

Texas **NSTRUMENTS** 



(For all performance curves AV<sub>DD</sub> refers to the voltage applied to the A\_V<sub>DD</sub> and LS\_V<sub>DD</sub> pins. DV<sub>DD</sub> refers to the voltage

THD+N (%)

THD+N (%)

PSRR (dB)



# **Typical Performance Characteristics (continued)**

(For all performance curves AV<sub>DD</sub> refers to the voltage applied to the A\_V<sub>DD</sub> and LS\_V<sub>DD</sub> pins. DV<sub>DD</sub> refers to the voltage applied to the D\_V<sub>DD</sub> and PLL\_V<sub>DD</sub> pins; AV<sub>DD</sub> = 3.3V and DV<sub>DD</sub> = 3.3V unless otherwise specified.



20 50 100 200 500 1k 2k 5k 10k 20k FREQUENCY (Hz)





SNAS356D –FEBRUARY 2007–REVISED MARCH 2012 **[www.ti.com](http://www.ti.com)**

Texas **NSTRUMENTS** 



0.001

0.002

0.005

0.01

0.02

0.05

 $0.1$ 

0.2

0.5

THD+N (%)

1

 $\overline{2}$ 

5

10

 $0.001$ <br> $20$ 

0.01

0.02

0.05

0.002

0.005

0.1

0.2

0.5

THD+N (%)

1

2

5

10

 $0.01 \over 20$ 

 $0.1$ 

0.05

0.2

0.5

0.02

THD+N (%)

1

2

10

5



# **Typical Performance Characteristics (continued)**



SNAS356D –FEBRUARY 2007–REVISED MARCH 2012 **[www.ti.com](http://www.ti.com)**

Texas **NSTRUMENTS** 





### **Typical Performance Characteristics (continued)**



SNAS356D –FEBRUARY 2007–REVISED MARCH 2012 **[www.ti.com](http://www.ti.com)**

Texas **NSTRUMENTS** 





# **Typical Performance Characteristics (continued)**



SNAS356D –FEBRUARY 2007–REVISED MARCH 2012 **[www.ti.com](http://www.ti.com)**

Texas **NSTRUMENTS** 

applied to the D\_V<sub>DD</sub> and PLL\_V<sub>DD</sub> pins; AV<sub>DD</sub> = 3.3V and DV<sub>DD</sub> = 3.3V unless otherwise specified. Headphone THD+N<br>VS vs<br>Output Power AV<sub>DD</sub> = 3.3V, OCL 1.2V, 12dB AUX (Dutput Power AV<sub>DD</sub> = 5V, OCL 1.2V, 0dB AUX<br>f<sub>out</sub> = 1kHz, 16Ω (f<sub>out</sub> = 1kHz, 16Ω Output Power  $AV_{DD} = 5V$ , OCL 1.2V, 0dB AUX<br>  $10V_{OUT} = 1kHz$ , 16 $\Omega$ 5 2 **TITULI**  $\Box$ 1 Ħ E H 0.5 THD+N (%) 0.2  $\Box$  $\Box$ 0.1 **HH** 0.05 0.02  $\blacksquare$ 0.01 0.005 0.002  $0.001 \over 1m$  $0.001 \over 1m$ 2m 5m 10m 10m 100m 10m 20m 50m 100m 1m 2m 5m 10m 20m 50m OUTPUT POWER (W) OUTPUT POWER (W) **Figure 157. Figure 158.** Headphone THD+N<br>
VS VS VS VS<br>Output Power AV<sub>DD</sub> = 5V, OCL 1.2V, 12dB AUX Output Power AV<sub>DD</sub> = 3.3V, OCL 1.2V, 0dB AUX<br>
f<sub>out</sub> = 1kHz, 16Ω Output Power  $AV_{DD} = 5V$ , OCL 1.2V, 12dB AUX<br> $V_{OUT} = 1kHz$ , 16 $\Omega$ 10 5 2 TH  $\Box$ 1 0.5 THD+N (%) 0.2 ┯╇ Ш 0.1 W 0.05 0.02 TM 0.01 0.005 0.002  $0.001 \over 1m$  $0.001 \over 1m$ 2m 5m 10m 20m 50m 100m 2m 5m 10m 20m 10m 20m 50m 100m OUTPUT POWER (W) OUTPUT POWER (W) **Figure 159. Figure 160. Headphone THD+N**<br> **Headphone THD+N**<br> **VS** vs<br>Output Power AV<sub>DD</sub> = 3.3V, OCL 1.2V, 12dB AUX Output Power AV<sub>DD</sub> = 5V, OCL 1.2V, 0dB AUX<br>f<sub>out =</sub> 1kHz, 32Ω f<sub>out</sub> = 1kHz, 32Ω Output Power  $AV_{DD} = 5V$ , OCL 1.2V, OdB AUX<br>  $10 \overline{)}$  10 5  $\overline{2}$  $\Box$  $\Box$ 1 0.5 THD+N (%) 0.2 THE Ш 0.1 33 H 0.05 0.02 ┯┷ Ш 0.01 0.005 0.002  $0.001 \over 1m$  $0.001 \over 1m$ 2m 5m 10m 20m 10m 20m 50m 100m 2m 5m 10m 20m 10m 20m 50m 100m OUTPUT POWER (W) OUTPUT POWER (W) **Figure 161. Figure 162.**

## **Typical Performance Characteristics (continued)**

(For all performance curves AV<sub>DD</sub> refers to the voltage applied to the A\_V<sub>DD</sub> and LS\_V<sub>DD</sub> pins. DV<sub>DD</sub> refers to the voltage

0.01

0.02

0.05

0.002

0.005

0.1

0.2

 $0.5$ 

THD+N (%)

1

 $\overline{2}$ 

5

10

0.01

0.02

0.002

0.005

0.1

0.05

0.2

0.5

THD+N (%)

1

2

5

0.01

0.02

0.05

0.002

0.005

0.1

0.2

0.5

THD+N (%)

1

2

10

5



## **Typical Performance Characteristics (continued)**



SNAS356D –FEBRUARY 2007–REVISED MARCH 2012 **[www.ti.com](http://www.ti.com)**

Texas **NSTRUMENTS** 









SNAS356D –FEBRUARY 2007–REVISED MARCH 2012 **[www.ti.com](http://www.ti.com)**

Texas **NSTRUMENTS** 




# **Typical Performance Characteristics (continued)**

(For all performance curves AV<sub>DD</sub> refers to the voltage applied to the A\_V<sub>DD</sub> and LS\_V<sub>DD</sub> pins. DV<sub>DD</sub> refers to the voltage applied to the D\_V<sub>DD</sub> and PLL\_V<sub>DD</sub> pins; AV<sub>DD</sub> = 3.3V and DV<sub>DD</sub> = 3.3V unless otherwise specified.



Downloaded From **[Oneyac.com](https://www.oneyac.com)** 

**[LM49370](http://www.ti.com/product/lm49370?qgpn=lm49370)**

SNAS356D –FEBRUARY 2007–REVISED MARCH 2012 **[www.ti.com](http://www.ti.com)**

Texas **NSTRUMENTS** 





# **Typical Performance Characteristics (continued)**

(For all performance curves AV<sub>DD</sub> refers to the voltage applied to the A\_V<sub>DD</sub> and LS\_V<sub>DD</sub> pins. DV<sub>DD</sub> refers to the voltage applied to the D\_V<sub>DD</sub> and PLL\_V<sub>DD</sub> pins;  $AV_{DD} = 3.3V$  and DV<sub>DD</sub> = 3.3V unless otherwise specified.<br>AUXOUT THD+N **AUXOUT** 



**[LM49370](http://www.ti.com/product/lm49370?qgpn=lm49370)**

SNAS356D –FEBRUARY 2007–REVISED MARCH 2012 **[www.ti.com](http://www.ti.com)**

Texas **NSTRUMENTS** 



### **Typical Performance Characteristics (continued)**

76 Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNAS356D&partnum=LM49370) Feedback Copyright © 2007–2012, Texas Instruments Incorporated



## **Typical Performance Characteristics (continued)**

(For all performance curves AV<sub>DD</sub> refers to the voltage applied to the A\_V<sub>DD</sub> and LS\_V<sub>DD</sub> pins. DV<sub>DD</sub> refers to the voltage applied to the D\_V<sub>DD</sub> and PLL\_V<sub>DD</sub> pins; AV<sub>DD</sub> = 3.3V and DV<sub>DD</sub> = 3.3V unless otherwise specified.



SNAS356D –FEBRUARY 2007–REVISED MARCH 2012 **[www.ti.com](http://www.ti.com)**



## **Typical Performance Characteristics (continued)**

(For all performance curves AV<sub>DD</sub> refers to the voltage applied to the A\_V<sub>DD</sub> and LS\_V<sub>DD</sub> pins. DV<sub>DD</sub> refers to the voltage applied to the D\_V<sub>DD</sub> and PLL\_V<sub>DD</sub> pins; AV<sub>DD</sub> = 3.3V and DV<sub>DD</sub> = 3.3V unless otherwise specified.



**Figure 217.**



## **APPLICATION NOTE**

### **MICROPHONE BIAS CONFIGURATIONS**

#### **Schematic Considerations for MEMs Microphones**

The internal microphone bias of the LM49370 is provided through a two stage amplifier. Adding a capacitor larger than 100pF directly to this pin can cause instability. In many cases, when using MEMs microphones, a larger bypass capacitor is required on the INT\_MIC\_BIAS pin. To avoid oscillations and to keep the device stable, it is recommended to add a resistor (R<sub>B</sub>) greater than 10 $\Omega$  in series with the capacitor (C<sub>B</sub>). Another option is to bias the MEMs microphone from the 1.8V supply used for  $D_{D}V_{DD}/I0_V_{DD}$ .



**Figure 218. Schematic for MEMs Microphones**

#### **Schematic Considerations for ECM Microphones**

When using ECM microphones, refer to the configurations shown in [Figure](#page-78-0) 219 to bias the microphones.



**Figure 219. Schematic Option for ECM Microphones**

### <span id="page-78-0"></span>**PCB LAYOUT CONSIDERATIONS**

#### $A_V$ <sub>DD</sub> and  $LS_V$ <sub>DD</sub>

Due to internal ESD diodes structure, for best performance, in the PCB board A\_V<sub>DD</sub> and LS\_V<sub>DD</sub> need to be tied to the same plane, but requires separate bypassing capacitors for each supply rail.

#### **Microphone Inputs**

When routing the differential microphone inputs the electrical length of the two traces should be well matched. The differential input pair can be routed in parallel on the same plane or the traces can overlap on two adjacent planes. It is important to surround these traces with a ground plane or trace to isolate the microphone inputs from the noise coupling from the class D amplifier.

Copyright © 2007–2012, Texas Instruments Incorporated Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNAS356D&partnum=LM49370) Feedback 79

**[LM49370](http://www.ti.com/product/lm49370?qgpn=lm49370)**

SNAS356D –FEBRUARY 2007–REVISED MARCH 2012 **[www.ti.com](http://www.ti.com)**



#### **Class D Loudspeaker**

To minimize trace resistance and therefore maintain the highest possible output power, the power  $(LS_V)_{DD}$  and class D output (LS-, LS+) traces should be as wide as possible. It is also essential to keep these same traces as short and well shielded as possible to decrease the amount of EMI radiation.

#### **Capacitors**

All supply bypass capacitors (for A\_V<sub>DD</sub>, D\_V<sub>DD</sub>. I/O V<sub>DD</sub>, and LS\_V<sub>DD</sub>), and charge pump capacitors should be as close to the device as possible. Careful consideration should be taken with the ground connection of the analog supply  $(A_{VDD})$  bypass cap, for proper performance it should be referenced to a low noise ground plane. The charge pump capacitors and traces connecting the capacitor to the device should be kept away from the input and output traces to avoid noise coupling issues.

### **LM49370 Demonstration Board Schematic Diagram**





# **Demoboard PCB Layout**



**Figure 220. Top Silkscreen**



**Figure 221. Top Layer**

SNAS356D –FEBRUARY 2007–REVISED MARCH 2012 **[www.ti.com](http://www.ti.com)**





**Figure 222. Mid Layer 1**



**Figure 223. Mid Layer 2**

Texas<br>Instruments



**Figure 224. Bottom Layer**



**Figure 225. Bottom Silkscreen**

SNAS356D –FEBRUARY 2007–REVISED MARCH 2012 **[www.ti.com](http://www.ti.com)**



## **REVISION HISTORY**





## **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**(2)** Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent>for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**(3)** MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

Texas<br>Instruments

## **TAPE AND REEL INFORMATION**





## **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**





Pack Materials-Page 1

**TEXAS**<br>INSTRUMENTS

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 11-Oct-2013



\*All dimensions are nominal



Pack Materials-Page 2





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.



Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated



单击下面可查看定价,库存,交付和生命周期等信息

[>>Leadcore Technology \(联芯\)](https://www.oneyac.com/brand/980.html)