

# INSULATED GATE BIPOLAR TRANSISTOR

$$V_{CES} = 1200V$$

$$I_{C(Nominal)} = 25A$$

$$T_{J(max)} = 175^{\circ}C$$

$$V_{CE(on)} typ = 1.9V @ I_{C} = 25A$$

# n-channel

### G С Ε Gate Emitter Collector

# **Applications**

- Medium Power Drives
- **UPS**
- **HEV Inverter**
- Welding
- Induction Heating

Features —	→ Benefits
Low V <sub>CE(ON)</sub> and switching Losses	High efficiency in a wide range of applications and switching frequencies
Square RBSOA and Maximum Junction Temperature 175°C	Improved Reliability due to rugged hard switching performance and higher power capability
Positive V <sub>CE (ON)</sub> Temperature Coefficient	Excellent current sharing in parallel operation

Dage next number	Base part number Package Type St		rd Pack	Orderable next number	
base part number			Quantity	Orderable part number	
IRG7CH44K10EF	Die on Film	Wafer	1	IRG7CH44K10EF	

# **Mechanical Parameter**

Die Size	5.75 x 5.75	mm <sup>2</sup>			
Minimum Street Width	75	μm			
Emiter Pad Size (Included Gate Pad)	See Die Drawing				
Gate Pad Size	0.509 x 0.503	mm <sup>2</sup>			
Area Total / Active	33/ 20.4				
Thickness	140	μm			
Wafer Size	200	mm			
Notch Position	0	Degrees			
Maximum-Possible Chips per Wafer	823 pcs.				
Passivation Front side	Silicon Nitride	Silicon Nitride			
Front Metal	Al, Si (4μm)				
Backside Metal	Al (0.1μm), Ti (0.1μm), Ni (0.4μm), Ag (0.6μm)				
Die Bond	Electrically conductive epoxy or	Electrically conductive epoxy or solder			
Reject Ink Dot Size	0.25 mm diameter minimum				



**Maximum Ratings** 

	Parameter	Max.	Units
$V_{CE}$	Collector-Emitter Voltage, T <sub>J</sub> =25°C	1200	V
$I_{\mathbb{C}}$	DC Collector Current	①	Α
I <sub>LM</sub>	Clamped Inductive Load Current ④	100	Α
$V_{\sf GE}$	Gate Emitter Voltage	± 30	V
$T_{J}, T_{STG}$	Operating Junction and Storage Temperature	-40 to +175	°C

# Static Characteristics (Tested on wafers) . T<sub>J</sub>=25°C

	Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>(BR)CES</sub>	Collector-to-Emitter Breakdown Voltage	1200			V	V <sub>GE</sub> = 0V, I <sub>C</sub> = 250μA ⑤
V <sub>CE(sat)</sub>	Collector-to-Emitter Saturated Voltage		1.37	1.63		$V_{GE} = 15V, I_{C} = 7A, T_{J} = 25^{\circ}C$
$V_{GE(th)}$	Gate-Emitter Threshold Voltage	5.0		7.5		$I_C = 1.2 \text{mA}$ , $V_{GE} = V_{CE}$
I <sub>CES</sub>	Zero Gate Voltage Collector Current		1.0	25	μΑ	V <sub>CE</sub> = 1200V, V <sub>GE</sub> = 0V
I <sub>GES</sub>	Gate Emitter Leakage Current			± 100	nA	$V_{CE} = 0V$ , $V_{GE} = \pm 30V$

**Electrical Characteristics (Not subject to production test- Verified by design/characterization)** 


	Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>CE(sat)</sub>	Collector-to-Emitter Saturated Voltage		1.9	2.3	V	V <sub>GE</sub> = 15V, I <sub>C</sub> = 25A , T <sub>J</sub> = 25°C
			2.5			V <sub>GE</sub> = 15V, I <sub>C</sub> = 25A , T <sub>J</sub> = 175°C
SCSOA	Short Circuit Safe Operating Area	10				V <sub>GE</sub> =15V, V <sub>CC</sub> =600V, ② R <sub>G</sub> =10Ω, V <sub>P</sub> ≤1200V,T <sub>J</sub> =150°C
RBSOA	Reverse Bias Safe Operating Area	FULL SQUARE			1	$T_J = 175^{\circ}C$ , $I_C = 100A$ $V_{CC} = 960V$ , $V_D \le 1200V$ $Rg = 10\Omega$ , $V_{GE} = +20V$ to $0V$
C <sub>iss</sub>	Input Capacitance		3430		pF	V <sub>GE</sub> = 0V
Coss	Output Capacitance		125			V <sub>CE</sub> = 30V
C <sub>rss</sub>	Reverse Transfer Capacitance		80			f = 1.0MHz
$Q_g$	Total Gate Charge (turn-on)	_	160	_	nC	I <sub>C</sub> = 25A ⑥
$Q_{ge}$	Gate-to-Emitter Charge (turn-on)	_	30	_		V <sub>GE</sub> = 15V
$Q_{gc}$	Gate-to-Collector Charge (turn-on)	_	70	_	1	V <sub>CC</sub> = 600V

Switching Characteristics (Inductive Load-Not subject to production test-Verified by design/characterization)

	Parameter	Min.	Тур.	Max.	Units	Conditions 3
t <sub>d(on)</sub>	Turn-On delay time	_	60	_		I <sub>C</sub> = 25A, V <sub>CC</sub> = 600V
t <sub>r</sub>	Rise time		35	_		$R_G = 10\Omega$ , $V_{GE}=15V$ , L=200 $\mu$ H
$t_{d(off)}$	Turn-Off delay time		230	_		T <sub>J</sub> = 25°C
t <sub>f</sub>	Fall time		70	_	]	
t <sub>d(on)</sub>	Turn-On delay time		60	_	ns	$I_{\rm C}$ = 25A, $V_{\rm CC}$ = 600V
t <sub>r</sub>	Rise time		40	_		$R_G = 10\Omega$ , $V_{GE}=15V$ , L= 200 $\mu$ H
$t_{d(off)}$	Turn-Off delay time	_	275	_		T <sub>J</sub> = 175°C
t <sub>f</sub>	Fall time		200	_		



# Die Drawing



### NOTES:

- 1. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. LETTER DESIGNATION:

4. DIMENSIONAL TOLERANCES:

BONDING PADS: < 0.635 TOLERANCE = +/- 0.013

WIDTH < [.0250] TOLERANCE = +/- [.0005]
& > 0.635 TOLERANCE = +/- 0.025

LENGTH > [.0250] TOLERANCE = +/- [.0010]

OVERALL DIE: < 1.270 TOLERANCE = +/- 0.102

WIDTH < [.050] TOLERANCE = +/- [.004]
& > 1.270 TOLERANCE = +/- 0.203

LENGTH > [.050] TOLERANCE = +/- [.008]

5. DIE THICKNESS = 0.140 [.0055] TOL: = 0.007 [.0003]

REFERENCE: IRG7CH44K10B

## Notes:

- ① The current in the application is limited by T<sub>JMax</sub> and the thermal properties of the assembly.
- ② Not subject to production test- Verified by design / characterization.
- 3 Values influenced by parasitic L and C in measurement.
- S Refer to AN-1086 for guidelines for measuring V<sub>(BR)CES</sub> safely
- 6 Die Level Characterization.



# **Additional Testing and Screening**

For Customers requiring product supplied as Known Good Die (KGD) or requiring specific die level testing, please contact your local IR Sales.

# **Shipping**

Sawn Wafer on Film. Please contact your local IR sales office for non-standard shipping options

# Handling

- Product must be handled only at ESD safe workstations. Standard ESD precautions and safe work environments are as defined in MIL-HDBK-263.
- Product must be handled only in a class 10,000 or better-designated clean room environment.
- Singulated die are not to be handled with tweezers. A vacuum wand with a non-metallic ESD protected tip should be used.

# Wafer/Die Storage

- Proper storage conditions are necessary to prevent product contamination and/or degradation after shipment.
- Note: To reduce the risk of contamination or degradation, it is recommended that product not being used in the
  assembly process be returned to their original containers and resealed with a vacuum seal process.
- Sawn wafers on a film frame are intended for immediate use and have a limited shelf life.

# **Further Information**

For further information please contact your local IR Sales office or email your enquiry to http://die.irf.com

Data and specifications subject to change without notice. This product has been designed and qualified for Industrial market.

Qualification Standards can be found on IR's Web site.

International Rectifier

IR WORLD HEADQUARTERS: 101N. Sepulveda Blvd, El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.

单击下面可查看定价,库存,交付和生命周期等信息

>>Infineon Technologies(英飞凌)