


HEXFET® Power MOSFET

V_{DS}	100	V
$V_{GS\ max}$	± 20	V
$R_{DS(on)\ max}$ (@ $V_{GS} = 10V$)	13.5	mΩ
Q_G (typical)	58	nC
R_G (typical)	0.6	Ω
I_D (@ $T_{c(Bottom)} = 25^\circ C$)	50 Ⓣ	A



Applications

- Secondary Side Synchronous Rectification
- Inverters for DC Motors
- DC-DC Brick Applications
- Boost Converters

Features and Benefits

Features

Low R_{DSon} (< 13.5mW)
Low Thermal Resistance to PCB (< 1.2°C/W)
Low Profile (<0.9 mm)
Industry-Standard Pinout
Compatible with Existing Surface Mount Techniques
RoHS Compliant Containing no Lead, no Bromide and no Halogen
MSL1, Industrial Qualification

results in
⇒

Benefits

Lower Conduction Losses
Enables better thermal dissipation
Increased Power Density
Multi-Vendor Compatibility
Easier Manufacturing
Environmentally Friendlier
Increased Reliability

Orderable part number	Package Type	Standard Pack		Note
		Form	Quantity	
IRFH7110TRPBF	PQFN 5mm x 6mm	Tape and Reel	4000	
IRFH7110TR2PBF	PQFN 5mm x 6mm	Tape and Reel	400	EOL notice # 259

Absolute Maximum Ratings

	Parameter	Max.	Units
V_{DS}	Drain-to-Source Voltage	100	V
V_{GS}	Gate-to-Source Voltage	± 20	
$I_D @ T_A = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	11	A
$I_D @ T_A = 70^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	8.6	
$I_D @ T_{c(Bottom)} = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	58 Ⓣ	
$I_D @ T_{c(Bottom)} = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	37 Ⓣ	
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ (Package Limited)	50 Ⓣ	
I_{DM}	Pulsed Drain Current ①	240	
$P_D @ T_A = 25^\circ C$	Power Dissipation ②	3.6	W
$P_D @ T_{c(Bottom)} = 25^\circ C$	Power Dissipation ②	104	
	Linear Derating Factor ③	0.029	W/°C
T_J	Operating Junction and	-55 to + 150	°C
T_{STG}	Storage Temperature Range		

Notes ① through ③ are on page 9


Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	100	—	—	V	V _{GS} = 0V, I _D = 250μA
ΔBV _{DSS} /ΔT _J	Breakdown Voltage Temp. Coefficient	—	0.09	—	V/°C	Reference to 25°C, I _D = 1.0mA
R _{DS(on)}	Static Drain-to-Source On-Resistance	—	10.6	13.5	mΩ	V _{GS} = 10V, I _D = 35A ③
V _{GS(th)}	Gate Threshold Voltage	2.0	3.0	4.0	V	V _{DS} = V _{GS} , I _D = 100μA
ΔV _{GS(th)}	Gate Threshold Voltage Coefficient	—	-9.0	—	mV/°C	
I _{DSS}	Drain-to-Source Leakage Current	—	—	20	μA	V _{DS} = 100V, V _{GS} = 0V
		—	—	250		V _{DS} = 100V, V _{GS} = 0V, T _J = 125°C
I _{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	V _{GS} = 20V
	Gate-to-Source Reverse Leakage	—	—	-100		V _{GS} = -20V
g _{fs}	Forward Transconductance	74	—	—	S	V _{DS} = 50V, I _D = 35A
Q _g	Total Gate Charge	—	58	87	nC	V _{DS} = 50V V _{GS} = 10V I _D = 35A
Q _{gs1}	Pre-V _{th} Gate-to-Source Charge	—	11	—		
Q _{gs2}	Post-V _{th} Gate-to-Source Charge	—	3.6	—		
Q _{gd}	Gate-to-Drain Charge	—	16	—		
Q _{godr}	Gate Charge Overdrive	—	27.4	—		
Q _{sw}	Switch Charge (Q _{gs2} + Q _{gd})	—	19.6	—		
Q _{oss}	Output Charge	—	17	—	nC	V _{DS} = 16V, V _{GS} = 0V
R _G	Gate Resistance	—	0.6	—	Ω	
t _{d(on)}	Turn-On Delay Time	—	11	—	ns	V _{DD} = 50V, V _{GS} = 10V I _D = 35A R _G = 1.8Ω
t _r	Rise Time	—	23	—		
t _{d(off)}	Turn-Off Delay Time	—	22	—		
t _f	Fall Time	—	18	—		
C _{iss}	Input Capacitance	—	3240	—	pF	V _{GS} = 0V V _{DS} = 25V f = 1.0MHz
C _{oss}	Output Capacitance	—	300	—		
C _{rss}	Reverse Transfer Capacitance	—	140	—		

Avalanche Characteristics

	Parameter	Typ.	Max.	Units
E _{AS}	Single Pulse Avalanche Energy ②	—	110	mJ
I _{AR}	Avalanche Current ①	—	35	A

Diode Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I _S	Continuous Source Current (Body Diode)	—	—	50②	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I _{SM}	Pulsed Source Current (Body Diode) ①	—	—	240		
V _{SD}	Diode Forward Voltage	—	—	1.3	V	T _J = 25°C, I _S = 35A, V _{GS} = 0V ③
t _{rr}	Reverse Recovery Time	—	27	41	ns	T _J = 25°C, I _F = 35A, V _{DD} = 50V
Q _{rr}	Reverse Recovery Charge	—	140	210	nC	di/dt = 500A/μs ③
t _{on}	Forward Turn-On Time	Time is dominated by parasitic Inductance				

Thermal Resistance

	Parameter	Typ.	Max.	Units
R _{θJC} (Bottom)	Junction-to-Case ④	—	1.2	°C/W
R _{θJC} (Top)	Junction-to-Case ④	—	32	
R _{θJA}	Junction-to-Ambient ④⑤	—	35	
R _{θJA} (<10s)	Junction-to-Ambient ⑤	—	22	




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current vs. Case (Bottom) Temperature




Fig 10. Threshold Voltage vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case (Bottom)




Fig 12. On-Resistance vs. Gate Voltage




Fig 13. Maximum Avalanche Energy vs. Drain Current




Fig 14a. Unclamped Inductive Test Circuit



Fig 14b. Unclamped Inductive Waveforms




Fig 15a. Switching Time Test Circuit




Fig 15b. Switching Time Waveforms




Fig 16. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET[®] Power MOSFETs




Fig 17. Gate Charge Test Circuit






Fig 18. Gate Charge Waveform

PQFN 5x6 Outline "E" Package Details



PQFN 5x6 Outline "G" Package Details



For more information on board mounting, including footprint and stencil recommendation, please refer to application note AN-1136:


<http://www.irf.com/technical-info/appnotes/an-1136.pdf>

For more information on package inspection techniques, please refer to application note AN-1154:


<http://www.irf.com/technical-info/appnotes/an-1154.pdf>

Note: For the most current drawing please refer to IR website at: <http://www.irf.com/package/>


PQFN 5x6 Outline Part Marking



PQFN 5x6 Outline Tape and Reel



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Note: All dimension are nominal

Package Type	Reel Diameter (Inch)	QTY	Reel Width W1 (mm)	Ao (mm)	Bo (mm)	Ko (mm)	P1 (mm)	W (mm)	Pin 1 Quadrant
5 X 6 PQFN	13	4000	12.4	6.300	5.300	1.20	8.00	12	Q1

Note: For the most current drawing please refer to IR website at: <http://www.irf.com/package/>

Qualification information[†]

Qualification level	Industrial ^{††} (per JEDEC JESD47F ^{†††} guidelines)	
Moisture Sensitivity Level	PQFN 5mm x 6mm	MSL1 (per JEDEC J-STD-020D ^{†††})
RoHS compliant	Yes	

† Qualification standards can be found at International Rectifier's web site
<http://www.irf.com/product-info/reliability>

†† Higher qualification ratings may be available should the user have such requirements.
 Please contact your International Rectifier sales representative for further information:
<http://www.irf.com/whoto-call/salesrep/>

††† Applicable version of JEDEC standard at the time of product release.

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting $T_J = 25^\circ\text{C}$, $L = 0.174\text{mH}$, $R_G = 50\Omega$, $I_{AS} = 35\text{A}$.
- ③ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.
- ④ R_θ is measured at T_J of approximately 90°C .
- ⑤ When mounted on 1 inch square 2 oz copper pad on 1.5x1.5 in. board of FR-4 material.
- ⑥ Calculated continuous current based on maximum allowable junction temperature.
- ⑦ Package is limited to 50A by die-source to lead-frame bonding technology

Revision History

Date	Comment
5/13/2014	<ul style="list-style-type: none"> • Updated ordering information to reflect the End-Of-life (EOL) of the mini-reel option (EOL notice #259) • Updated Package outline on page 7. • Updated Tape and Reel on page 8. • Updated data sheet based on corporate template.
6/2/2015	<ul style="list-style-type: none"> • Corrected typo test condition for GFS from "25V" to "50V" on page 2. • Updated package outline for "option E" and added package outline for "option G" on page 7 • Updated "IFX" logo on page 1 & 9. • Updated tape and reel on page 8.

International
 Rectifier

AN INFINEON TECHNOLOGIES COMPANY

IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA
 To contact International Rectifier, please visit <http://www.irf.com/whoto-call/>

单击下面可查看定价，库存，交付和生命周期等信息

[>>Infineon Technologies\(英飞凌\)](#)