

7 👝 6

12

Figure 1: Internal schematic diagram

D

D

PowerFLAT™ 5x5

D

D

[1] G

10

Pin

Drain

11

# N-channel 400 V, 4.5 Ω typ., 0.43 A, SuperMESH™ Power MOSFET in a PowerFLAT™ 5x5 package

Datasheet - production data

### **Features**

Order code	VDS	RDS(on) max.	ΙD	Ртот
STL3NK40	400 V	5.5 Ω	0.43 A	2.5 W

- Extremely high dv/dt capability
- 100% avalanche tested
- Gate charge minimized

### **Applications**

• Switching applications

### Description

This high voltage device is an N-channel Power MOSFET developed using the SuperMESH<sup>™</sup> technology by STMicroelectronics, an optimization of the well-established PowerMESH<sup>™</sup>. In addition to a significant reduction in on-resistance, this device is designed to ensure a high level of dv/dt capability for the most demanding applications.

#### Table 1: Device summary

AM16048v1

Order code	Marking	Package	Packing
STL3NK40	3NK40	PowerFLAT™ 5x5	Tape and reel

DocID16246 Rev 3

This is information on a product in full production.



#### Contents

# Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x5 package information	10
5	Revisio	on history	12

DocID16246 Rev 3



# 1 Electrical ratings

 Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	400	V
V <sub>DGR</sub>	Drain-gate voltage (R <sub>GS</sub> = 20 kΩ)	400	V
Vgs	Gate-source voltage	± 20	V
Ip <sup>(1)</sup>	Drain current (continuous) at T <sub>pcb</sub> = 25 °C	0.43	А
ID,	Drain current (continuous) at T <sub>pcb</sub> = 100 °C	0.27	А
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	1.72	А
Ртот <sup>(1)</sup>	Total dissipation at T <sub>pcb</sub> = 25 °C	2.5	W
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	4.5	V/ns
Tj	Operating junction temperature range		*0
T <sub>stg</sub>	Storage temperature range	- 55 to 150	°C

#### Notes:

 $^{(1)}When$  mounted on FR-4 board of 1 inch², 2 oz Cu (t < 100 s).

<sup>(2)</sup>Pulse width limited by safe operating area.

 $^{(3)}I_{SD} \leq 0.43$  A, di/dt  $\leq 200$  A/µs; V\_DD< 320 V.

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
Rthj-pcb <sup>(1)</sup>	Thermal resistance junction-pcb	50	°C/W

#### Notes:

 $^{(1)}When$  mounted on 1 inch² FR-4 board, 2 oz Cu (t < 100 s).

#### Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or non-repetitive (pulse width limited by T <sub>jmax</sub> .)	0.43	А
Eas	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	60	mJ



#### 2 **Electrical characteristics**

 $T_C = 25$  °C unless otherwise specified

Table 5: On/off-state						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS}$ = 0 V, $I_D$ = 1 mA	400			V
		$V_{GS} = 0 V, V_{DS} = 400 V$			1	μA
I <sub>DSS</sub> Zero	Zero-gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 400 V$ T <sub>c</sub> = 125 °C <sup>(1)</sup>			50	μA
I <sub>GSS</sub>	Gate body leakage current	$V_{DS}$ = 0 V, $V_{GS}$ = ±20 V			±10	μA
VGS(th)	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 50 \ \mu A$	0.8	1.6	2	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS}$ = 10 V, I <sub>D</sub> = 0.22 A		4.5	5.5	Ω

### Table 5: On/off-state

#### Notes:

<sup>(1)</sup>Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	128	200	pF
Coss	Output capacitance	V <sub>DS</sub> = 25 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	16	30	pF
Crss	Reverse transfer capacitance	163 - 0 1	-	4	6	pF
Rg	Gate input resistance f = 1 MHz gate DC bias = 0 test signal level = 20 mV open- drain		-	12		pF
Qg	Total gate charge	$V_{DD} = 320 \text{ V}, \text{ I}_{D} = 1.4 \text{ A}$	-	8.7	13	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 0 to 10 V	-	0.9	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 13: "Test circuit for gate charge behavior")		3.8	-	nC

#### Table 6: Dynamic

#### Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}$ = 200 V, $I_D$ = 0.7 A,	-	3	-	ns
tr	Rise time	$R_G = 4.7 \Omega$	-	4	-	ns
t <sub>d(off)</sub>	Turn-off delay time	V <sub>GS</sub> = 10 V (see <i>Figure 12: "Test</i>	-	18	-	ns
tf	Fall time	circuit for resistive load switching times" and Figure 17: "Switching time waveform")	-	16	-	ns



	Table 8: Source-drain diode						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
Isd	Source-drain current		-		0.43	А	
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		1.72	А	
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 0.43 A, V <sub>GS</sub> = 0 V	-		1.2	V	
trr	Reverse recovery time	I <sub>SD</sub> = 1.4 A, di/dt = 100 A/μs,V <sub>DD</sub> = 20 V		166		ns	
Q <sub>rr</sub>	Reverse recovery charge	(see Figure 14: "Test circuit for inductive load switching and diode	-	300		nC	
Irrm	Reverse recovery current	recovery times")		3.6		А	
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 1.4 A, di/dt = 100 A/µs V <sub>DD</sub> = 20 V,		176		ns	
Qrr	Reverse recovery charge	$T_j = 150 \text{ °C}$ (see Figure 14: "Test circuit for inductive load switching and diode	-	340		nC	
I <sub>RRM</sub>	Reverse recovery current	recovery times")	-	3.8		А	

#### Notes:


 $\ensuremath{^{(1)}}\ensuremath{\mathsf{Pulse}}$  width limited by safe operating area.


 $^{(2)}\text{Pulsed:}$  pulse duration = 300 µs, duty cycle 1.5%.






6/13









DocID16246 Rev 3




#### **Electrical characteristics**







57

### 3 Test circuits








8/13 DocID16246 Rev 3

# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.







#### Downloaded From Oneyac.com

Package information

Table 9: PowerFLAT 5x5 package mechanical data				
Dim.		mm		
Dim.	Min.	Тур.	Max.	
А	0.80		1.0	
A1	0.02		0.05	
A2		0.25		
b	0.30		0.50	
D		5.00		
D1	4.05		4.25	
E		5.00		
E1	0.64		0.79	
E2	2.25		2.45	
е		1.27		
L	0.45		0.75	







# 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
18-Sep-2009	1	First release.
29-Aug-2013	2	Updated: Section 4: Package mechanical data Minor text changes
20-Feb-2017	3	Removed PowerFLAT <sup>™</sup> 5x5 type C package information and cover image. Updated <i>Table 6: "Dynamic"</i> and <i>Table 8: "Source-drain diode"</i> . Updated <i>Section 2.1: "Electrical characteristics (curves)"</i> . Minor text changes.

DocID16246 Rev 3



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved





单击下面可查看定价,库存,交付和生命周期等信息

>>STMicroelectronics(意法半导体)