

## **Application Notes: AN\_SY5839 Single Stage Buck PFC Controller For LED Lighting**  *Preliminary datasheet*

## **General Description**

The SY5839 is a single stage Buck PFC controller targeting at LED lighting applications. It is a primary side controller without applying any secondary feedback circuit for low cost, and drives the Flyback converter in the quasi-resonant mode to achieve higher efficiency. It keeps the Flyback converter in constant on time operation to achieve high power factor. It adopts special design to achieve quick start up and reliable protection for safety requirement.

## **Features**

- Valley turn-on of the MOSFET to achieve low switching losses
- Power factor > 0.90 with single-stage conversion.

- Low start up current:  $15\mu A$  typical
- Quick start up  $<$  500ms
- Reliable short LED and Open LED protection
- Power factor > 0.90 with single-stage conversion.
- Compact package: SOT23-6





### **Pinout** (top view)



**Top Mark: ZTxyz (**device code: **ZT**, *x=year code, y=week code, z= lot number code***)**





## **Absolute Maximum Ratings (Note 1)**



## Recommended Operating Conditions (Note 3)

VIN, DRV --------------9.5V~27V Junction Temperature Range - $40^{\circ}$ C to  $125^{\circ}$ C

## **Block Diagram**





### **Electrical Characteristics**

( $V_{\text{IN}}$  = 12V (Note 3),  $T_A$  = 25°C unless otherwise specified)



Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress *tatings* only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Note 2:**  $\Theta_{JA}$  is measured in the natural convection at  $T_A = 25^{\circ}\text{C}$  on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2" x 2" FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

Note 3: Increase VIN pin voltage gradually higher than V<sub>VIN,ON</sub> voltage then turn down to 12V.



## **Operation**

SY5839 is a constant current Buck PFC controller targeting at LED lighting applications.

High power factor is achieved by constant on-time operation mode, with which the control scheme and the circuit structure are both simple.

Start up process is optimized inside SY5839, and quick start up (less than 500ms) is achieved without any additional circuit

In order to reduce the switching losses and improve EMI performance, Quasi-Resonant switching mode is applied, which means to turn on the power MOSFET at voltage valley; the start up current of SY5839 is rather small (15µA typically) to reduce the standby power loss further; the maximum switching frequency is clamped to 125kHz to reduce switching losses and improve EMI performance when the converter is operated at light load condition. Start up process is optimized inside SYS839, and quick<br>start up (loss than 500ms) is achieved without any<br>additional circuit and the switching losses and improve EMI<br>performance, Quasi-Resonant switching mode is applied.<br>

SY5839 provides reliable protections such as Short Circuit Protection (SCP), Open LED Protection (OLP), Over Temperature Protection (OTP), transformer shorted protection and power diode shorted protection, etc.

. SY5839 is available with SOT23-6

## **Applications Information**

#### **Start up**

After AC supply or DC BUS is powered on, the capacitor  $C_{VIN}$  across VIN and GND pin is charged up by BUS voltage through a start up resistor  $R_{ST}$ . Once  $V_{VIN}$  rises up to V<sub>VIN-ON</sub>, the internal blocks start to work and PWM output is enabled.

The output voltage is feedback by VSEN pin, which is taken as  $V_{FB}$ . If  $V_{FBV}$  is lower than certain threshold  $V_{\text{WSEN,ST}}$ , which means the output voltage is not built up,  $V_{\text{COMP}}$  is pulled up to high clamped; if  $V_{\text{FBV}}$  is higher than  $V_{VSEN,ST}$ ,  $V_{COMP}$  is under charge of the internal gain modulator.



This operation is aimed to build up enough output voltage for auxiliary winding bias supply as quickly as possible. It is enabled only one time just when  $V_{VIN}$  is over  $V_{VIN. ON}$ .

 $V_{\text{COMP}}$  is pre-charged by internal current source to  $V_{\text{COMP IC}}$  and hold at this level until fast start up process is finished.

The start up resistor  $R_{ST}$  and  $C_{VIN}$  are designed by rules below:

(a) Preset start-up resistor  $R_{ST}$ , make sure that the current through  $R_{ST}$  is larger than  $I_{ST}$  and smaller than  $I_{VIN\_{OVP}}$ 

$$
\frac{\rm V_{\rm BUS}}{\rm I_{\rm VIN\_OVP}}{<\rm R_{\rm ST}}<\frac{\rm V_{\rm BUS}}{\rm I_{\rm ST}}
$$

Where  $V_{BUS}$  is the BUS line voltage.

**(b)** Select  $C_{VIN}$  to obtain an ideal start up time  $t_{ST}$  and ensure the output voltage is built up at one time.

$$
C_{\text{VIN}}\!=\!\frac{(\frac{V_{\text{BUS}}}{R_{\text{ST}}}\text{-}\!I_{\text{ST}})\!\times\!t_{\text{ST}}}{V_{\text{VIN\_ON}}}
$$

(d) If the  $C_{VIN}$  is not big enough to build up the output voltage at one time. Increase  $C_{VIN}$  and decrease  $R_{ST}$ , go back to step (a) and redo such design flow until the ideal start up procedure is obtained.



#### **Shut down**

After AC supply or DC BUS is powered off, the energy stored in the BUS capacitor will be discharged. When the auxiliary winding of Flyback transformer can not supply enough energy to VIN pin,  $V_{VIN}$  will drop down. Once V<sub>VIN</sub> is below V<sub>VIN-OFF</sub>, the IC will stop working and  $V_{\text{COMP}}$  will be discharged to zero.

#### **constant-current control**

The switching waveforms are shown in Fig.5. The output current  $I_{\text{OUT}}$  can be represented by,

$$
I_{\text{OUT}} = \frac{I_{\text{PK}}}{2} \times \frac{t_{\text{EFF}}}{t_s} \tag{4}
$$

Where  $I_{PK}$  is the peak current of the inductor;  $t_{EFF}$  is the effective time of inductor current rising and falling;  $t<sub>S</sub>$  is the switching period.

I<sub>PK</sub> and t<sub>EFF</sub> can be detected by Source and VSEN pin, which is shown in Fig.6. These singals are processed and applied to the negative input of the gain modulator. In static state, the positive and negative inputs are equal.





Where  $V_{REF}$  is the internal reference voltage;  $R_S$  is the current sense resistor.

 $V_{REF}$  is internal constant parameters,  $I_{OUT}$  can be programmed by R<sub>s</sub>.

$$
R_s = \frac{V_{REF}}{I_{OUT} \times 2} (7)
$$

#### **Quasi-Resonant Operation**

QR mode operation provides low turn-on switching losses for Buck converter.





The voltage across drain and source of the MOSFET is reflected by the auxiliary winding of the Buck transformer. VSEN pin detects the voltage across the auxiliary winding by a resistor divider. When the voltage across drain and source of the MOSFET is at voltage valley, the MOSFET would be turned on.

# **AN\_SY5839**



#### **Over Voltage Protection (OVP) & Open LED Protection (OLP)**



#### Fig. OVP&OLP

The output voltage is reflected by the auxiliary winding voltage of the Flyback transformer, and both VSEN pin and VIN pin provide over voltage protection function. When the load is null or large transient happens, the output voltage will exceed the rated value. When  $V_{VIN}$ exceeds  $V_{VIN,OVP}$  or  $V_{VSEN}$  exceeds  $V_{VSEN,OVP}$ , the over voltage protection is triggered and the IC will discharge  $V_{VIN}$  by an internal current source  $I_{VIN, OVP}$ . Once  $V_{VIN}$  is below  $V_{VIN,OFF}$ , the IC will shut down and be charged again by BUS voltage through start up resistor. If the over voltage condition still exists, the system will operate in hiccup mode. Fig. OVEACLE<br>
Fig. OVEACLE<br>
Fig. OVEACLE<br>
Fig. OVEACLE<br>
The negative is reflected by the auxiliary winding<br>
improve line presentation modellic and the proposition of the Fig. Device is reflected by the auxiliary winding<br>

Thus, the turns of the auxiliary winding  $N_{\text{AUX}}$  and the resistor divider is related with the OVP function.



Where  $V_{OVP}$  is the output over voltage specification; R<sub>VSENU</sub> and R<sub>VSEND</sub> compose the resistor divider. The turns ratio of  $N_S$  to  $N_{AUX}$  and the ratio of  $R_{VSENU}$  to R<sub>VSEND</sub> could be induced from equation above.

#### **Short Circuit Protection (SCP)**

When the output is shorted to ground, the output voltage is clamped to zero. The voltage of the auxiliary winding is proportional to the output winding, so valley signal cannot be detected by VSEN. Without valley detection, MOSFET cannot be turned ON until maximum off time  $t$ OFFMAX is matched. If MOSFET is turned ON by  $t$ OFFMAX

64 times continuously, IC will be shut down and enter into hiccup mode.

If the output voltage is not low enough to disable valley detection in short condition,  $V_{VIN}$  will drop down without auxiliary winding supply. Once  $V_{VIN}$  is below  $V_{VIN,OFF}$ , the IC will shut down and be charged again by the BUS voltage through the start up resistor. If the short circuit condition still exists, the system will operate in hiccup mode.

#### **Line regulation modification**

The IC provides line regulation modification function to improve line regulation performance.

Due to the sample delay of ISEN pin and other internal delay, the output current increases with increasing input BUS line voltage. A small compensation voltage  $\Delta V_{\text{ISEN-C}}$ is added to ISEN pin during ON time to improve such performance. This ∆V<sub>ISEN,C</sub> is adjusted by the upper resistor of the divider connected to VSEN pin.

$$
\Delta V_{\text{ISEN},C} = (V_{\text{BUS}} - V_{\text{OUT}}) \times \frac{N_{\text{AUX}}}{N} \times \frac{1}{R_{\text{VSEN},U}} \times K_2 \times (R_{\text{K2}} + R_{\text{ISEN},C})
$$

Where  $R_{VSENU}$  is the upper resistor of the divider;  $k_2$  is an internal constant as the modification coefficient;  $R_{k2}$  is an internal feed-forward resistor; auxiliary resistor  $R_{\text{ISENC}}$ can be added to enhance feed-forward effects.



Fig. feed-forward resistor

### **Power Device Design**

#### **MOSFET and Diode**

When the operation condition is with maximum input voltage and full load, the voltage stress of MOSFET and output power diode is maximized;

$$
V_{MOS\_DS\_MAX} = \sqrt{2} V_{AC\_MAX} (13)
$$



 $V_{\text{DRMAX}} = \sqrt{2}V_{\text{ACMAX}} (14)$ 

Where  $V_{AC,MAX}$  is maximum input AC RMS voltage. When the operation condition is with minimum input voltage and full load, the current stress of MOSFET and power diode is maximized.

#### **Inductor (L)**



Fig.9 input waveforms

The power is transferred from AC input to output only when the input voltage is larger than output voltage in Buck converter. The input voltage and inductor current waveforms are shown in Fig.9, where  $\theta_1$  and  $\theta_2$  are the time that input voltage is equal to output voltage.

In Quasi-Resonant mode, each switching period cycle tS consists of three parts: current rising time  $t_1$ , current falling time  $t_2$  and quasi-resonant time  $t_3$  shown in Fig.10.



Fig.10 switching waveforms

The system operates in the constant on time mode to achieve high power factor. The ON time increases with the input AC RMS voltage decreasing and the load increasing. When the operation condition is with minimum input AC RMS voltage and full load, the ON time is maximized. On the other hand, when the input voltage is at the peak value, the OFF time is maximized. Thus, the minimum switching frequency  $f_{S-MIN}$  happens at the peak value of input voltage with minimum input AC RMS voltage and maximum load condition; Meanwhile, the maximum peak current through MOSFET and the transformer happens.

Once the minimum frequency  $f_{s-MN}$  is set, the inductance of the transformer could be Calculated. The design flow is shown as below:

(a) Present minimum frequency f<sub>S-MIN</sub>  
\n(b) Compute relative t<sub>S</sub>, t<sub>1</sub>  
\nt<sub>S</sub> = 
$$
\frac{1}{f_s \text{Mip}}(15)
$$
  
\n $\frac{t_s \times (V_{OUT} + V_{DF})}{(\sqrt{2}V_{AC\_MIN} + V_{DF})}(16)$   
\nt<sub>2</sub>=t<sub>s</sub>-t<sub>1</sub>(17)

Where  $V_{DF}$  is the forward voltage of the diode

**(c)** Design inductance L

$$
\theta_{1} = \arcsin\left(\frac{V_{OUT}}{\sqrt{2}V_{AC\_MIN}}\right) \times \frac{1}{\pi} \times \frac{1}{2 \times f_{AC}} \quad (18)
$$
\n
$$
\theta_{2} = \frac{1}{2 \times f_{AC}} - \theta_{1} \quad (19)
$$
\n
$$
L = \frac{\eta \times f_{AC} \times V_{OUT} \times t_{1}}{P_{OUT}} \times \frac{V_{OUT} \times t_{1}}{2\pi f_{AC}} \times \theta_{1} - \cos(2\pi f_{AC} \times \theta_{2})}{2\pi f_{AC}} - V_{OUT}(\theta_{2} - \theta_{1})]
$$
\n(20)

Where  $\eta$  is the efficiency;  $P_{\text{OUT}}$  is rated full load power;

 $(d)$  compute inductor maximum peak current  $I_{L-PK-MAX}$ .

$$
I_{L\_PK\_MAX} = \frac{(\sqrt{2}V_{AC\_MIN} - V_{OUT}) \times t_1}{L}
$$
 (21)

Where  $I_{L-PK-MAX}$  is maximum inductor peak current;

**(e)** compute RMS current of the inductor

 $I_{L,RMSMAX}$  is Inductor RMS current of whole AC period



$$
I_{L_{RMS\_MAX}} = \frac{t_1}{\sqrt{3} \times L} \sqrt{V_{AC\_MIN}^2 + V_{OUT}^2 - \frac{4\sqrt{2}V_{AC\_MIN} \times V_{OUT}}{\pi}}
$$

(22)

**(f)** compute RMS current of the MOSFET

$$
I_{L_RMS\_MAX} = \sqrt{\frac{t_1}{3t_s}} \times \frac{t_1}{L} \sqrt{V_{AC\_MIN}^2 + V_{OUT}^2 - \frac{4\sqrt{2}V_{AC\_MIN} \times V_{OUT}}{\pi}}
$$

(23)

#### **Inductor design (N, NAUX)**

the parameters below are necessary:



The design rules are as followed:

**(a)** Select the magnetic core style, identify the effective area A.

**(b)** Preset the maximum magnetic flux ∆B

∆B=0.22~0.26T

**(c)** Compute primary turn N

$$
N\!\!=\!\frac{L_{_M}\!\times\! I_{_{L\_PK\_MAX}}}{\Delta B\!\times\! A_{_e}}(24)
$$

**(d)** compute auxiliary turn  $N_{AUX}$ 

$$
N_{\rm AUX}\!=\!\!N\!\times\!\!\frac{V_{XIN}}{V_{\rm OUT}}(25)
$$

Where  $V_{\text{VN}}$  is the working voltage of VIN pin (10V~11V) is recommended).

**(e)** Select an appropriate wire diameter with  $I_{L-RMS-MAX}$ , select appropriate wire to make sure the current density ranges from  $4A/mm^2$  to  $10A/mm^2$ 

**(f)** If the winding area of the core and bobbin is not enough, reselect the core style, go to **(a)** and redesign the transformer until the ideal transformer is achieved.

#### **Output capacitor COUT**

Preset the output current ripple  $\Delta I_{\text{OUT}}$ ,  $C_{\text{OUT}}$  is induced by

$$
C_{\text{OUT}} = \frac{\sqrt{(\frac{2I_{\text{OUT}}}{\Delta I_{\text{OUT}}})^2 - 1}}{4\pi f_{\text{AC}} R_{\text{LED}}}
$$
(26)

Where  $I_{\text{OUT}}$  is the rated output current;  $\Delta I_{\text{OUT}}$  is the demanded current ripple;  $f_{AC}$  is the input AC supply frequency; RLED is the equivalent series resistor of the LED load.

#### **Single fault design**

If VSEN pin is shorted to GND pin or floating, valley detection is **failed**, which is similar to SLP, the system will operate in hiccup mode.

If the transformer is shorted,  $V_{\text{ISEN}}$  will exceeds  $V_{\text{ISEN,EX}}$ , which will trigger IC latch operation. In latch mode, IC won't work unless AC source restarts. The protection above is also suitable for secondary diode short.

### **Layout**

(a) To achieve better EMI performance and reduce line frequency ripples, the output of the bridge rectifier should be connected to the BUS line capacitor first, then to the switching circuit.

(b) The circuit loop of all switching circuit should be kept small.

(c) The connection of ground is recommended as:

$$
\underbrace{3} \leftrightarrow \underbrace{2} \leftrightarrow 5 \leftrightarrow 1
$$

Ground  $\Omega$ : ground of BUS line capacitor

Ground ②: ground of bias supply capacitor and GND pin

Ground ③: ground node of auxiliary winding

Ground ④: ground of signal trace except GND pin

Ground ⑤: ground node of current sample resistor.

(d) bias supply trace should be connected to the bias supply capacitor first instead of GND pin. The bias supply capacitor should be put beside the IC.

(e) Loop of 'Source pin – current sample resistor – GND

pin' should be kept as small as possible.

(f) The resistor divider connected to VSEN pin is recommended to be put beside the IC.



(g) The control circuit is recommended to be put outside the power circuit loop.











## **Taping & Reel Specification**

**1. Taping orientation** 

**SOT23-6** 





单击下面可查看定价,库存,交付和生命周期等信息

>>SILERGY (矽力杰)