



# Applications Note: SY5019

## Flyback controller

### For adapters or chargers


## General Description

SY5019 is a PWM/PFM controller with several features to enhance performance of Flyback converters that targeting at adapter or charger applications. It drives Flyback controller in the Quasi-Resonant mode for higher efficiency and better EMI performance. SY5019 adopt burst mode control for improved efficiency and the output current is detected by internal primary detection technology to achieve more reliable Over Current Protection and Short Circuit Protection. The output voltage is achieved by secondary side control technology for good load and line regulation. SY5019 provides a fast internal HV start up circuit without consuming any standby power to achieve lowest no-load power consumption.

## Features

- Quasi-Resonant (QR) mode operation: Valley turn-on of the primary MOSFET to achieve low switching losses
- Output current is monitored by primary detection for reliable Over Current Protection and Short Circuit Protection
- PWM/PFM control for higher average efficiency
- Burst mode control for low no load loss and efficiency
- HV start up circuit is used to reduce no-load.
- Internal high current MOSFET driver: 120mA
- Auto-Recovery for OVP/OCP/SCP/OTP
- Maximum frequency limitation 125kHz
- Compact package: SO8

## Ordering Information




Ordering Number	Package type	Note
SY5019FAC	SO8	----

## Applications

- AC/DC Adapters
- Battery Chargers
- Consumer Electronics
- Auxiliary power supplies


## Typical Applications



Note: Ground node of current sample resistor must be connected to the ground of BUS line capacitor.

Fig.1 Schematic Diagram

**Pinout** (top view)



(SO8)

**Top Mark:** BAExyz (device code: BAE, x=year code, y=week code, z=lot number code)

Pin	Name	Description
1	GND	Ground pin.
2	DRV	Gate driver pin. Connect this pin to the gate of primary MOSFET.
3	NC	Not Connect
4	HV	Connect an internal HV start up circuit. Connect this pin to Bus or Drain Pin of Primary MOSFET.
5	VIN	Power supply pin.
6	VSEN	Inductor current zero-crossing detection pin. This pin receives the auxiliary winding voltage by a resistor divider and detects the inductor current zero crossing point.
7	COMP	Feedback input pin. The PWM duty cycle is determined by voltage level into this pin. It's connected to an optocoupler.
8	ISEN	Current sense pin. Connect this pin to the source of the primary switch.

**Block Diagram**




Fig.2 Block Diagram



**Absolute Maximum Ratings** (Note 1)

HV	600V
VIN	-0.3V~21V
Supply Current I <sub>VIN</sub>	20mA
VSEN	-0.3V~V <sub>VIN</sub> +0.3V
DRV	-0.3V~15V
ISEN, COMP	-0.3V~3.6V
Power Dissipation, @ TA = 25°C SO8	1.1W
Package Thermal Resistance (Note 2)	
SO8, θ <sub>JA</sub>	125°C/W
SO8, θ <sub>JC</sub>	60°C/W
Junction Temperature Range	-45°C to 150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	-65°C to 150°C

**Recommended Operating Conditions** (Note 3)

VIN	9V~17.5V
Junction Temperature Range	-40°C to 125°C
Ambient Temperature Range	-40°C to 105°C

Silergy Corp. Confidential-Prepared for PST

## Electrical Characteristics

( $V_{IN} = 12V$ ,  $T_A = 25^\circ C$  unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Power Supply Section</b>						
Input voltage range	$V_{VIN}$		9		17.5	V
VIN turn-on threshold	$V_{VIN\_ON}$		13.7	14.7	15.7	V
VIN turn-off threshold	$V_{VIN\_OFF}$		6.3	7	8.3	V
VIN OVP voltage	$V_{VIN\_OVP}$		17.5	18.5	19.5	V
HV start up current	$I_{HV\_ON}$			1.5		mA
HV leakage current	$I_{HV\_OFF}$	$V_{HV}=373V$		3		$\mu A$
Start up current	$I_{ST}$	$V_{VIN} < V_{VIN\_OFF}$		1.2	4	$\mu A$
Operating current	$I_{VIN}$	$C_L=100pF, f=100kHz$		1.5		mA
Quiescent current	$I_Q$		100	300	600	$\mu A$
Shunt current in OVP mode	$I_{VIN\_OVP}$	$V_{VIN} > V_{VIN\_OVP}$		9		mA
<b>Current Feedback Modulator Section</b>						
Internal reference voltage	$V_{REF1}$		0.413	0.42	0.426	V
<b>ISEN Pin Section</b>						
Current limit voltage	$V_{ISEN\_LIM}$	$V_{FBV} < 0.4V$		0.7		V
		$V_{FBV} > 0.4V$	0.9	1	1.1	V
Latch voltage for ISEN	$V_{ISEN\_EX}$			2		V
CC feedforward resistor	$R_{k2}$		225	300	375	$\Omega$
<b>VSEN Pin Section</b>						
OVP voltage threshold	$V_{VSEN\_OVP}$		1.37	1.45	1.52	V
<b>COMP Section</b>						
Internal voltage bias	$V_{CVB}$			2.5		V
Sleep mode voltage ON threshold	$V_{COMP\_ON}$			0.4		V
Sleep mode voltage OFF threshold	$V_{COMP\_OFF}$			0.45		V
Internal pull-up resistor	$R_{COMP}$			20		k $\Omega$
<b>Gate Driver Section</b>						
Gate driver voltage	$V_{GATE}$			12		V
Maximum. source current	$I_{SOURCE\_MAX}$			120		mA
Maximum. sink current	$I_{SINK\_MAX}$			500		mA
Max ON Time	$T_{ON\_MAX}$	$V_{COMP}=2.5V$		24		$\mu s$
Min ON Time	$T_{ON\_MIN}$		100	300	400	ns
Max OFF Time	$T_{OFF\_MAX}$		400	500	650	$\mu s$
Min OFF Time	$T_{OFF\_MIN}$			1.2		$\mu s$
Minimum switching period	$T_{PERIOD\_MIN}$		7	8	9	$\mu s$
<b>Thermal Section</b>						
Thermal shutdown temperature	$T_{SD}$			150		$^\circ C$

**Note 1:** Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Note 2:**  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25^\circ C$  on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2" x 2" FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

**Note 3:** Increase VIN pin voltage gradually higher than  $V_{VIN\_ON}$  voltage then turn down to 12V.

## Operation

SY5019 is a PWM/PFM controller with several features to enhance performance of Flyback converters.

To achieve higher efficiency and better EMI performance, SY5019 drives Flyback converters in the Quasi-Resonant mode; the start up current of the device is rather small (4μA max) to reduce the standby power loss further and the maximum switching frequency is limited below 125kHz.

In order to improve the stability, the self-adaption compensation is applied.

The output current is monitored by primary side detection technology, and the maximum output current can be programmed in Over Current Protection and Short Circuit Protection. In addition to SY5019 provides Over Voltage Protection (OVP), Over Temperature Protection (OTP), VSEN pin short protection, etc..

SY5019 can be applied in AC/DC adapters, Battery Chargers and other consumer electronics.

SY5019 is available with SO8 package.

## Applications Information

### Start up

After AC supply or DC BUS is powered on, the capacitor  $C_{VIN}$  across VIN and GND pin is charged up by BUS voltage through HV start up circuit. Once  $V_{VIN}$  rises up to  $V_{VIN\_ON}$ , the internal blocks start to work.  $V_{VIN}$  will be pulled down by internal consumption of IC until the auxiliary winding of Flyback transformer could supply enough energy to maintain  $V_{VIN}$  above  $V_{VIN\_OFF}$ .

The whole start up procedure is divided into two sections shown in Fig.3.  $t_{STC}$  is the  $C_{VIN}$  charged up section, and  $t_{STO}$  is the output voltage built-up section. The start up time  $t_{ST}$  composes of  $t_{STC}$  and  $t_{STO}$ , and usually  $t_{STO}$  is much smaller than  $t_{STC}$ .




Fig.3 Start up

The  $C_{VIN}$  are designed by rules below:

- (a) Select  $C_{VIN}$  to obtain an ideal start up time  $t_{ST}$ , and ensure the output voltage is built up at one time.

$$C_{VIN} = \frac{(I_{HV\_ON} - I_{ST} - I_{HV\_OFF}) \times t_{ST}}{V_{VIN\_ON}} \quad (1)$$

- (b) If the  $C_{VIN}$  is not big enough to build up the output voltage at one time. Increase  $C_{VIN}$  until the ideal start up procedure is obtained.

### Shut down

After AC supply or DC BUS is powered off, the energy stored in the BUS capacitor will be discharged. When the auxiliary winding of Flyback transformer cannot supply enough energy to VIN pin,  $V_{VIN}$  will drop down. Once  $V_{VIN}$  is below  $V_{VIN\_OFF}$ , the IC will stop working.

### Quasi-Resonant Operation (valley detection)

QR mode operation provides low turn-on switching losses for Flyback converter.




Fig.4 QR mode operation

The voltage across drain and source of the primary MOSFET is reflected by the auxiliary winding of the

Flyback transformer. ZCS pin detects the voltage across the auxiliary winding by a resistor divider. When the voltage on VSEN pin across zero, the MOSFET would be turned on after 400ns delay.

### Output Voltage Control(CV control)

SY5019 is compatible with opto-coupler to achieve output voltage control, which is shown by Fig.5.




Fig.5 Output voltage feedback circuit

The OFF time of MOSFET is up to the valley detection of VSEN pin, and the ON time of MOSFET is a function of V<sub>COMP</sub>, so the output power can be controlled by V<sub>COMP</sub>.

SY5019 integrates an internal 2.5V voltage bias and 20kΩ resistor to interface the output of opto-coupler. V<sub>COMP</sub> is in relation with the output current of the opto-coupler I<sub>OPT\_OUT</sub> by

$$V_{COMP} = V_{CVB} - I_{OPT\_OUT} \times R_{COMP} \quad (2)$$

R<sub>OPT</sub> is the resistor across the output node and the anode of the opto-coupler. The selection of R<sub>OPT</sub> is related with system loop stability, and higher loop gain of the system is achieved by smaller R<sub>OPT</sub>.

At the same time, R<sub>OPT</sub> is designed by

$$V_{CVB} - I_{OPT\_IN\_MAX} \times \beta \times R_{COMP} < V_{COMP\_ON} \quad (3)$$

Where β is the transfer ratio of the opto-coupler; I<sub>OPT\_IN\_MAX</sub> is the maximum input current through the opto-coupler, which is limited by R<sub>OPT</sub>.

### Output current detection by Primary side(CC control)

The output current is monitored by SY5019 with primary side detection technology. The maximum output current I<sub>OUT\_LIM</sub> can be regulated by:

$$I_{OUT\_LIM} = \frac{k_1 \times k_2 \times V_{REF} \times N_{PS}}{R_S} \quad (4)$$

Where k<sub>1</sub> is the output current weight coefficient; k<sub>2</sub> is the output modification coefficient; V<sub>REF</sub> is the internal reference voltage; N<sub>PS</sub> is the turns ratio of the Flyback transformer; R<sub>S</sub> is the current sense resistor.

k<sub>1</sub>, k<sub>2</sub> and V<sub>REF</sub> are all internal constant parameters, I<sub>OUT\_LIM</sub> can be programmed by N<sub>PS</sub> and R<sub>S</sub>.

$$R_S = \frac{k_1 \times k_2 \times V_{REF} \times N_{PS}}{I_{OUT\_LIM}} \quad (5)$$

When over current or short circuit operation happens. V<sub>COMP</sub> will be pulled down, and the output current will be limited at I<sub>OUT\_LIM</sub>. The V-I curve is shown as Fig.6.




Fig.6 V-I curve

### Line regulation modification

The IC provides line regulation modification function to improve line regulation performance of the output current.

Due to the sample delay of ISEN pin and other internal delay, the output current increases with increasing input BUS line voltage. A small compensation voltage ΔV<sub>ISEN\_C</sub> is added to ISEN pin during ON time to improve such performance. This ΔV<sub>ISEN\_C</sub> is adjusted by the upper resistor of the divider connected to VSEN pin.

$$\Delta V_{ISEN\_C} = V_{BUS} \times \frac{N_{AUX}}{N_p} \times \frac{1}{R_{VSENU}} \times k_3 \quad (6)$$

Where R<sub>VSENU</sub> is the upper resistor of the divider; k<sub>3</sub> is an internal constant as the modification coefficient.

The compensation is mainly related with  $R_{VSEN}$ , larger compensation is achieved with smaller  $R_{VSEN}$ . Normally,  $R_{VSEN}$  ranges from 50kΩ~150kΩ.

### Short Circuit Protection (SCP)

There are two kinds of situations, one is the valley signal cannot be detected by VSEN, the other is the valley signal can be detected by VSEN.

When the output is shorted to ground, the output voltage is clamped to zero. The voltage of the auxiliary winding is proportional to the output winding, so valley signal cannot be detected by VSEN. There are two cases, the one is without valley detection, MOSFET cannot be turned on until maximum off time is reached. If MOSFET is turned on with maximum off-time for 64 times continuously which can not detected valley, IC will be shut down and enter into hiccup mode. The other is that IC will be shut down and enter into hiccup mode when  $V_{VIN}$  below  $V_{VIN\_OFF}$  within 64 times.

When the output voltage is not low enough to disable valley detection in short condition, SY5019 will operate in CC mode until  $V_{IN}$  is below  $V_{IN\_OFF}$ .

In order to guarantee SCP function not effected by voltage spike of auxiliary winding, a filter resistor  $R_{AUX}$  is needed.




Fig. 7 Filter resistor  $R_{AUX}$

### Output voltage OVP protection

The secondary maximum voltage is limited by the SY5019. When the VSEN pin signal exceeds 1.45V, SY5019 will stop switching and discharge the VIN voltage. Once  $V_{VIN}$  is below  $V_{VIN\_OFF}$ , the IC will shut down and be charged again by HV start up.

### VSEN pin short protection

The SY5019 has a protection against faults caused by a shorted VSEN pin or a shorted pull-down resistor. During start-up, the voltage on the VSEN pin is monitored. In normal situations, the voltage on the VSEN pin reaches

the sense protection trigger level. When the VSEN voltage does not reach this level, the VSEN pin is shorted and the protection is activated. The IC stops switching and discharge the VIN voltage. Once  $V_{VIN}$  is below  $V_{VIN\_OFF}$ , the IC will shut down and be charged again by HV start up. In order to ensure reliable detection, the pull-down resistor should larger than 2kΩ.

## Power Device Design

### MOSFET and Diode

When the operation condition is with maximum input voltage and full load, the voltage stress of MOSFET and secondary power diode is maximized.

$$V_{MOS\_DS\_MAX} = \sqrt{2}V_{AC\_MAX} + N_{PS} \times (V_{OUT} + V_{D,F}) + \Delta V_S \quad (7)$$

$$V_{D\_R\_MAX} = \frac{\sqrt{2}V_{AC\_MAX}}{N_{PS}} + V_{OUT} \quad (8)$$

Where  $V_{AC\_MAX}$  is maximum input AC RMS voltage;  $N_{PS}$  is the turns ratio of the Flyback transformer;  $V_{OUT}$  is the rated output voltage;  $V_{D,F}$  is the forward voltage of secondary power diode;  $\Delta V_S$  is the overshoot voltage clamped by RCD snubber during OFF time.

When the operation condition is with minimum input voltage and full load, the current stress of MOSFET and power diode is maximized.

$$I_{MOS\_PK\_MAX} = I_{P\_PK\_MAX} \quad (9)$$

$$I_{MOS\_RMS\_MAX} = I_{P\_RMS\_MAX} \quad (10)$$

$$I_{D\_PK\_MAX} = N_{PS} \times I_{P\_PK\_MAX} \quad (11)$$

$$I_{D\_AVG} = I_{OUT} \quad (12)$$

Where  $I_{P\_PK\_MAX}$  and  $I_{P\_RMS\_MAX}$  are maximum primary peak current and RMS current, which will be introduced later.

### Transformer ( $N_{PS}$ and $L_M$ )

$N_{PS}$  is limited by the electrical stress of the power MOSFET:

$$N_{PS} \leq \frac{V_{MOS\_ (BR) DS} \times 90\% - \sqrt{2}V_{AC\_MAX} - \Delta V_S}{V_{OUT} + V_{D,F}} \quad (13)$$



Where  $V_{MOS\_ (BR)DS}$  is the breakdown voltage of the power MOSFET;  $V_{AC\_MAX}$  is maximum input AC RMS voltage.

In Quasi-Resonant mode, each switching period cycle  $t_s$  consists of three parts: current rising time  $t_1$ , current falling time  $t_2$  and quasi-resonant time  $t_3$  shown in Fig.8.




Fig.8 Switching waveforms

When the operation condition is with minimum input AC RMS voltage and full load, the switching frequency is minimum frequency, the maximum peak current through MOSFET and the transformer happens.

Once the minimum frequency  $f_{S\_MIN}$  is set, the inductance of the transformer could be induced. The design flow is shown as below:

(a) Select  $N_{PS}$ ;

$$N_{PS} \leq \frac{V_{MOS\_ (BR)DS} \times 90\% - \sqrt{2} V_{AC\_MAX} - \Delta V_S}{V_{OUT} + V_{D\_F}} \quad (14)$$

(b) Preset minimum frequency  $f_{S\_MIN}$  ;

(c) Compute inductor  $L_M$  and maximum primary peak current  $I_{P\_PK\_MAX}$  ;

$$I_{P\_PK\_MAX} = \frac{2P_{OUT}}{\eta \times V_{DC\_MIN}} + \frac{2P_{OUT}}{\eta \times N_{PS} \times (V_{OUT} + V_{D\_F})} + \pi \sqrt{\frac{2P_{OUT}}{\eta} \times C_{Drain} \times f_{S\_MIN}} \quad (15)$$

$$L_M = \frac{2P_{OUT}}{\eta \times I_{P\_PK\_MAX}^2 \times f_{S\_MIN}} \quad (16)$$

Where  $C_{Drain}$  is the parasitic capacitance at drain of MOSFET;  $\eta$  is the efficiency;  $P_{OUT}$  is rated full load power;  $V_{DC\_MIN}$  is minimum input DC RMS voltage.

(d) Compute current rising time  $t_1$  and current falling time  $t_2$ ;

$$t_1 = \frac{L_M \times I_{P\_PK\_MAX}}{V_{DC\_MIN}} \quad (17)$$

$$t_2 = \frac{L_M \times I_{P\_PK}}{N_{PS} \times (V_{OUT} + V_{D\_F})} \quad (18)$$

$$t_s = \frac{1}{f_{S\_MIN}} \quad (19)$$

(e) Compute primary maximum RMS current  $I_{P\_RMS\_MAX}$  for the transformer fabrication ;

$$I_{P\_RMS\_MAX} = \frac{\sqrt{3}}{3} I_{P\_PK\_MAX} \sqrt{\frac{t_1}{t_s}} \quad (20)$$

(f) Compute secondary maximum peak current  $I_{S\_PK\_MAX}$  and RMS current  $I_{S\_RMS\_MAX}$  for the transformer fabrication ;

$$I_{S\_PK\_MAX} = N_{PS} \times I_{P\_PK\_MAX} \quad (21)$$

$$I_{S\_RMS\_MAX} = \frac{\sqrt{3}}{3} N_{PS} \times I_{P\_PK\_MAX} \times \sqrt{\frac{t_2}{t_s}} \quad (22)$$

### Transformer design ( $N_P$ , $N_S$ , $N_{AUX}$ )

The design of the transformer is similar with ordinary Flyback transformer. The parameters below are necessary:

Necessary parameters	
Turns ratio	$N_{PS}$
Inductance	$L_M$
Primary maximum current	$I_{P\_PK\_MAX}$
Primary maximum RMS current	$I_{P\_RMS\_MAX}$
Secondary maximum RMS current	$I_{S\_RMS\_MAX}$

The design rules are as followed:

(a) Select the magnetic core style, identify the effective area  $A_e$  ;

(b) Preset the maximum magnetic flux  $\Delta B$  ;

$$\Delta B = 0.22 \sim 0.26 T$$

(c) Compute primary turn  $N_P$  ;



$$N_p = \frac{L_M \times I_{p\_PK\_MAX}}{\Delta B \times A_e} \quad (23)$$

(d) Compute secondary turn  $N_s$ ;

$$N_s = \frac{N_p}{N_{PS}} \quad (24)$$

(e) compute auxiliary turn  $N_{AUX}$ ;

$$N_{AUX} = N_s \times \frac{V_{VIN}}{V_{OUT}} \quad (25)$$

Where  $V_{VIN}$  is the working voltage of VIN pin (11V~15V is recommended);

(f) Select an appropriate wire diameter;

With  $I_{p\_RMS\_MAX}$  and  $I_{s\_RMS\_MAX}$ , select appropriate wire to make sure the current density ranges from 4A/mm<sup>2</sup> to 10A/mm<sup>2</sup>.

(g) If the winding area of the core and bobbin is not enough, reselect the core style, go to (a) and redesign the transformer until the ideal transformer is achieved.

### Input capacitor $C_{BUS}$

Generally, the input capacitor  $C_{BUS}$  is selected by

$$C_{BUS} = 2 \sim 3 \mu F / W$$

Or more accurately by

$$C_{BUS} = \frac{\arcsin\left(1 - \frac{V_{DC\_MIN}}{\sqrt{2}V_{AC\_MIN}}\right) + \frac{\pi}{2}}{\pi} \frac{P_{OUT}}{2f_{IN} V_{AC\_MIN}^2 \left(1 - \frac{V_{DC\_MIN}}{\sqrt{2}V_{AC\_MIN}}\right)^2} \quad (26)$$

Where  $V_{DC\_MIN}$  is the minimum voltage of BUS line and  $\Delta V_{BUS}$  is the voltage ripple of BUS line;  $f_{IN}$  is AC line frequency;

### RCD snubber for MOSFET

The power loss of the snubber  $P_{RCD}$  is evaluated first.

$$P_{RCD} = \frac{N_{PS} \times (V_{OUT} + V_{D\_F}) + \Delta V_S}{\Delta V_S} \times \frac{L_K}{L_M} \times P_{OUT} \quad (27)$$

Where  $N_{PS}$  is the turns ratio of the Flyback transformer;  $V_{OUT}$  is the output voltage;  $V_{D\_F}$  is the forward voltage of the power diode;  $\Delta V_S$  is the overshoot voltage clamped by RCD snubber;  $L_K$  is the leakage inductor;  $L_M$  is the inductance of the Flyback transformer;  $P_{OUT}$  is the output power.

The  $R_{RCD}$  is related with the power loss:

$$R_{RCD} = \frac{[N_{PS} \times (V_{OUT} + V_{D\_F}) + \Delta V_S]^2}{P_{RCD}} \quad (28)$$

The  $C_{RCD}$  is related with the voltage ripple of the snubber  $\Delta V_{C\_RCD}$ :

$$C_{RCD} = \frac{N_{PS} \times (V_{OUT} + V_{D\_F}) + \Delta V_S}{R_{RCD} \times f_S \times \Delta V_{C\_RCD}} \quad (29)$$

### Layout

(a) To achieve better EMI performance and reduce line frequency ripples, the output of the bridge rectifier should be connected to the BUS line capacitor first, then to the switching circuit;

(b) The ground of the BUS line capacitor, the ground of the current sample resistor and the signal ground of the IC should be connected in a star connection;

(c) The circuit loop of all switching circuit should be kept small: primary power loop, secondary loop and auxiliary power loop.

## Design Example

A design example of typical application is shown below step by step.

### #1. Identify Design Specification

Design Specification			
V <sub>AC_MIN</sub>	90V	V <sub>AC_MAX</sub>	264V
V <sub>OUT</sub>	12V	I <sub>OUT</sub>	2A
P <sub>OUT</sub>	24W	η	86%
f <sub>IN_MIN</sub>	60KHz		

### #2. Transformer Design (N<sub>PS</sub> and L<sub>M</sub>)

Refer to Power Device Design

Conditions			
V <sub>AC_MIN</sub>	90V	V <sub>AC_MAX</sub>	264V
P <sub>OUT</sub>	24W	f <sub>S_MIN</sub>	60kHz
Parameters designed			
V <sub>MOS_(BR)DS</sub>	600V	ΔV <sub>S</sub>	75V
C <sub>Drain</sub>	100pF	V <sub>D_F</sub>	1V

(a) Compute turns ratio N<sub>PS</sub> first ;

$$\begin{aligned}
 N_{PS} &\leq \frac{V_{MOS_(BR)DS} \times 90\% - \sqrt{2} V_{AC\_MAX} - \Delta V_S}{V_{OUT} + V_{D\_F}} \\
 &= \frac{600V \times 0.9 - \sqrt{2} \times 264V - 75V}{12V + 1V} \\
 &= 7.05
 \end{aligned}$$

N<sub>PS</sub> is set to

$$N_{PS} = 7$$

(b) f<sub>S\_MIN</sub> is preset ;

$$f_{S\_MIN} = 60\text{kHz}$$

(c) Compute inductor L<sub>M</sub> and maximum primary peak current I<sub>p\_PK\_MAX</sub> ;

$$\begin{aligned}
 I_{p\_PK\_MAX} &= \frac{2P_{OUT}}{\eta \times (\sqrt{2} V_{AC\_MIN} - \Delta V_{BUS})} + \frac{2P_{OUT}}{\eta \times N_{PS} \times (V_{OUT} + V_{D\_F})} + \pi \sqrt{\frac{2P_{OUT} \times C_{Drain} \times f_{S\_MIN}}{\eta}} \\
 &= \frac{2 \times 24W}{0.86 \times (\sqrt{2} \times 90V - 0.3 \times \sqrt{2} \times 90V)} + \frac{2 \times 24W}{0.86 \times 7 \times (12V + 1V)} + \pi \times \sqrt{\frac{2 \times 24W}{0.86} \times 100\text{pF} \times 60\text{kHz}} \\
 &= 1.297A
 \end{aligned}$$

$$L_M = \frac{2P_{OUT}}{\eta \times I_{P\_PK\_MAX}^2 \times f_{S\_MIN}}$$

$$= \frac{2 \times 24W}{0.86 \times (1.297A)^2 \times 60KHz}$$

$$= 0.553mH$$

Set

$$L_M = 0.55mH$$

(d) Compute current rising time  $t_1$  and current falling time  $t_2$  ;

$$t_1 = \frac{L_M \times I_{P\_PK\_MAX}}{V_{BUS\_MIN}} = \frac{0.55mH \times 1.297A}{\sqrt{2} \times 90V} = 5.61\mu s$$

$$t_2 = \frac{L_M \times I_{P\_PK\_MAX}}{N_{PS} \times (V_{OUT} + V_{D\_F})} = \frac{0.55mH \times 1.297A}{7 \times (12V + 1V)} = 7.84\mu s$$

$$t_3 = \pi \times \sqrt{L_M \times C_{Drain}} = \pi \times \sqrt{0.55mH \times 100pF} = 0.74\mu s$$

$$t_s = t_1 + t_2 + t_3 = 5.61\mu s + 7.84\mu s + 0.74\mu s = 14.19\mu s$$

(e) Compute primary maximum RMS current  $I_{P\_RMS\_MAX}$  for the transformer fabrication ;

$$I_{P\_RMS\_MAX} = \frac{\sqrt{3}}{3} I_{P\_PK\_MAX} \times \sqrt{\frac{t_1}{t_s}} = \frac{\sqrt{3}}{3} \times 1.261A \times \sqrt{\frac{5.61\mu s}{14.19\mu s}} = 0.471A$$

(f) Compute secondary maximum peak current  $I_{S\_PK\_MAX}$  and RMS current  $I_{S\_RMS\_MAX}$  for the transformer fabrication .

$$I_{S\_PK\_MAX} = N_{PS} \times I_{P\_PK\_MAX} = 7 \times 1.297A = 9.081A$$

$$I_{S\_RMS\_MAX} = N_{PS} \times \frac{\sqrt{3}}{3} I_{P\_PK\_MAX} \times \sqrt{\frac{t_2}{t_s}} = 7 \times \frac{\sqrt{3}}{3} \times 0.905A \times \sqrt{\frac{7.84\mu s}{14.19\mu s}} = 3.898A$$

### #3. MOSFET and Diode Design

Conditions			
$V_{AC\_MAX}$	264V	$N_{PS}$	7
$V_{OUT}$	12V	$V_{D\_F}$	1V
$\Delta V_S$	75V	$\eta$	86%

(a) Compute the voltage and the current stress of MOSFET:

$$V_{MOS\_DS\_MAX} = \sqrt{2} V_{AC\_MAX} + N_{PS} \times (V_{OUT} + V_{D\_F}) + \Delta V_S$$

$$= \sqrt{2} \times 264V + 7 \times (12V + 1V) + 75V$$

$$= 539V$$

$$I_{MOS\_PK\_MAX} = I_{P\_PK\_MAX} = 1.297A$$

$$I_{MOS\_RMS\_MAX} = I_{P\_RMS\_MAX} = 0.471A$$

(b) Compute the voltage and the current stress of secondary power diode

$$\begin{aligned}
 V_{D,R\_MAX} &= \frac{\sqrt{2}V_{AC\_MAX}}{N_{PS}} + V_{OUT} \\
 &= \frac{\sqrt{2} \times 264V}{7} + 12V \\
 &= 65.3V
 \end{aligned}$$

$$I_{D\_PK\_MAX} = N_{PS} \times I_{P\_PK\_MAX} = 7 \times 1.297A = 9.081A$$

$$I_{D\_AVG} = I_{OUT} = 2A$$

#4. Start up design  
Refer to Start up

Conditions			
$V_{DC\_MIN}$	$90V \times 1.414$	$V_{DC\_MAX}$	$264V \times 1.414$
$I_{ST}$	$4\mu A$ (max)	$V_{VIN\_ON}$	$14.7V$ (typical)
$I_{HV\_ON}$	$1.5mA$ (typical)	$I_{HV\_OFF}$	$3\mu A$ (typical)
Designed by user			
$t_{ST}$	$1s$		

(a) Design  $C_{VIN}$

$$\begin{aligned}
 C_{VIN} &= \frac{(I_{HV\_ON} - I_{HV\_OFF} - I_{ST}) \times t_{ST}}{V_{VIN\_ON}} \\
 &= \frac{(1.5mA - 3\mu A - 4\mu A) \times 1s}{14.7V} \\
 &= 101.6\mu F
 \end{aligned}$$

Set

$$C_{VIN} = 43\mu F$$

#5. Output voltage control




Fig.8 Output voltage feedback circuit

Conditions			
V <sub>CVB</sub>	2.5V	V <sub>COMP_ON</sub>	0.4V
R <sub>COMP</sub>	20kΩ	V <sub>OPT</sub>	1.2V
β	1	V <sub>REF_TL431</sub>	2.5V
I <sub>K_MIN</sub>	1mA	I <sub>K_MAX</sub>	100mA
I <sub>REF_TL431</sub>	2~4μA		

Where V<sub>OPT</sub> is the input forward voltage of the opto-coupler ; I<sub>K</sub> is the cathode current of the TL431 ; I<sub>REF\_TL431</sub> is the reference input current of the TL431.

### (a) R<sub>OPT</sub> Design

The maximum input current of the opto-coupler is limited by

$$\begin{aligned}
 I_{OPT\_IN\_MAX} &> \frac{V_{CVB} - V_{COMP\_ON}}{R_{COMP}} \times \frac{1}{\beta} \\
 &= \frac{2.5V - 0.4V}{20K\Omega} \times 1 \\
 &= 0.105mA
 \end{aligned}$$

At the same time,

I<sub>OPT\_IN</sub> is limited by the current range of TL431 cathode .

$$I_{K\_MAX} > I_{OPT\_IN} > I_{K\_MIN}$$

$$\text{And } I_{OPT\_IN} = \frac{V_{OUT} - V_{OPT} - V_{REF\_TL431}}{R_{OPT}}$$

Hence,

$$\begin{aligned}
 R_{OPT} &< \frac{V_{OUT} - V_{OPT} - V_{REF\_TL431}}{I_{OPT\_IN\_MAX}} \\
 &= \frac{12V - 1.2V - 2.5V}{0.105mA} \\
 &= 79.04K\Omega
 \end{aligned}$$

$$\begin{aligned}
 R_{OPT} &> \frac{V_{OUT} - V_{OPT} - V_{REF\_TL431}}{I_{K\_MAX}} \\
 &= \frac{12V - 1.2V - 2.5V}{100mA} \\
 &= 83\Omega
 \end{aligned}$$

Set

$$R_{OPT} = 510\Omega$$

### (b) resistor divider design

To achieve accurate voltage reference, R<sub>FBD</sub> is limited by

$$R_{FBD} \leq \frac{V_{REF\_TL431}}{100I_{REF\_TL431}} = \frac{2.5V}{100 \times 2\mu A} = 12.5K\Omega$$

Set

$$R_{FBD} = 10K$$

$$R_{FBU} = \frac{V_{OUT} - V_{REF\_TL431}}{V_{REF\_TL431}} \times R_{FBD} = \frac{12V - 2.5V}{2.5V} \times 10K\Omega = 38K\Omega$$

**(c) Feedback Loop Design**

Recommended parameters			
$C_{FB1}$	100nF	$C_{FB2}$	22nF
$R_{FB1}$	1.5K $\Omega$		

**#6. Output Current Protection design**

Refer to **Primary-side constant-current control**

Conditions			
$k_1$	0.5	$N_{PS}$	7
$V_{REF}$	0.42V		
Parameters designed			
$I_{OUT\_LIM}$	2.4A		

$I_{OUT\_LIM}$  is the maximum output current.

The current sense resistor is

$$R_s = \frac{k_1 \times V_{REF} \times N_{PS}}{I_{OUT\_LIM}}$$

$$= \frac{0.5 \times 0.42V \times 7}{2.4A}$$

$$= 0.613\Omega$$

**#7. Input Capacitor  $C_{BUS}$  Design**

Conditions			
$V_{AC\_MIN}$	90V	$\Delta V_{BUS}$	30% $V_{BUS\_MIN}$

$$C_{BUS} = \frac{\arcsin\left(1 - \frac{\Delta V_{BUS}}{\sqrt{2}V_{AC\_MIN}}\right) + \frac{\pi}{2}}{\pi} \times \frac{P_{OUT}}{\eta} \times \frac{1}{2f_{IN} V_{AC\_MIN}^2 \left[1 - \left(1 - \frac{\Delta V_{BUS}}{\sqrt{2}V_{AC\_MIN}}\right)^2\right]}$$

$$= \frac{\arcsin\left(1 - \frac{0.3 \times \sqrt{2} \times 90V}{\sqrt{2} \times 90V}\right) + \frac{\pi}{2}}{\pi} \times \frac{24W}{0.86} \times \frac{1}{2 \times 50Hz \times 90V^2 \times \left[1 - \left(1 - \frac{0.3 \times \sqrt{2} \times 90V}{\sqrt{2} \times 90V}\right)^2\right]}$$

$$= 50.45\mu F$$

Set

$$C_{BUS} = 44\mu F$$

#8. set VSEN pin

To reduced power loss and consider humidity, identify  $R_{VSENU}$ .

Conditions			
$k_3$	68		
Parameters Designed			
$R_{VSENU}$	110k $\Omega$		

Then compute  $R_{VSEND}$

Conditions			
$V_{VSEN\_OVP}$	1.45V	$V_{OUT}$	12V
Parameters designed			
$V_{OVP}$	16V	$R_{VSENU}$	110k $\Omega$
$N_S/N_{AUX}$	1		

$$R_{VSEND} < \frac{\frac{V_{VSEN\_OVP}}{V_{OUT}} \times \frac{N_S}{N_{AUX}}}{1 - \frac{V_{VSEN\_OVP}}{V_{OUT}} \times \frac{N_S}{N_{AUX}}} \times R_{VSENU}$$

$$= \frac{\frac{1.45V}{12V} \times \frac{10}{11}}{1 - \frac{1.45V}{12V} \times \frac{10}{11}} \times 110k\Omega$$

$$= 13.574k\Omega$$



$$R_{VSEND} \geq \frac{\frac{V_{VSEN\_OVP}}{V_{OVP}} \times \frac{N_S}{N_{AUX}}}{1 - \frac{V_{VSEN\_OVP}}{V_{OVP}} \times \frac{N_S}{N_{AUX}}} \times R_{VSENU}$$

$$= \frac{\frac{1.45V}{16V} \times 1}{1 - \frac{1.45V}{16V} \times 1} \times 110k\Omega$$

$$= 9.876k\Omega$$

$R_{VSEND}$  is set to

$$R_{VSEND} = 10k\Omega$$

### #9. Design RCD snubber

Refer to Power Device Design

Conditions			
$V_{OUT}$	12V	$\Delta V_S$	75V
$N_{PS}$	7	$L_K/L_M$	1%
$P_{OUT}$	24W		

The power loss of the snubber is

$$P_{RCD} = \frac{N_{PS} \times (V_{OUT} + V_{D\_F}) + \Delta V_S}{\Delta V_S} \times \frac{L_K}{L_M} \times P_{OUT}$$

$$= \frac{7 \times (12V + 1V) + 75V}{75V} \times 0.01 \times 24W$$

$$= 0.53W$$

The resistor of the snubber is

$$R_{RCD} = \frac{[N_{PS} \times (V_{OUT} + V_{D\_F}) + \Delta V_S]^2}{P_{RCD}}$$

$$= \frac{[7 \times (12V + 1V) + 75V]^2}{0.53W}$$

$$= 52k\Omega$$

The capacitor of the snubber is

$$C_{RCD} = \frac{N_{PS} \times (V_{OUT} + V_{D\_F}) + \Delta V_S}{R_{RCD} \times f_{S\_MIN} \times \Delta V_{C\_RCD}}$$


$$= \frac{7 \times (12V + 1V) + 75V}{52k\Omega \times 60kHz \times 25V}$$

$$= 2.08nF$$


### #10. Final Result



### SO8 Package Outline & PCB Layout Design



Recommended Pad Layout



**Notes:** All dimensions are in millimeters.  
 All dimensions don't include mold flash & metal burr.

单击下面可查看定价，库存，交付和生命周期等信息

[>>SILERGY\(矽力杰\)](#)