




SP3223E/EB/EU

Intelligent +3.0V to +5.5V RS-232 Transceivers

FEATURES

- Meets true EIA/TIA-232-F Standards from a +3.0V to +5.5V power supply
- Interoperable with EIA/TIA-232 and adheres to EIA/TIA-562 down to a +2.7V power source
- AUTO ON-LINE® circuitry automatically wakes up from a 1µA shutdown
- Minimum 250Kbps data rate under load (EB)
- 1 Mbps data rate for high speed RS-232 (EU)
- Regulated Charge Pump Yields Stable RS-232 Outputs Regardless of V_{CC} Variations
- ESD Specifications:
 - ±15KV Human Body Model
 - ±15KV IEC61000-4-2 Air Discharge
 - ±8KV IEC61000-4-2 Contact Discharge



Now Available in Lead Free Packaging

DESCRIPTION

The **SP3223** products are RS-232 transceiver solutions intended for portable applications such as notebook and hand held computers. These products use an internal high-efficiency, charge-pump power supply that requires only 0.1µF capacitors in 3.3V operation. This charge pump and **Exar's** driver architecture allow the **SP3223** series to deliver compliant RS-232 performance from a single power supply ranging from +3.3V to +5.0V. The **SP3223** is a 2-driver/2-receiver device ideal for laptop/notebook computer and PDA applications.

The AUTO ON-LINE® feature allows the device to automatically "wake-up" during a shut-down state when an RS-232 cable is connected and a connected peripheral is turned on. Otherwise, the device automatically shuts itself down drawing less than 1µA.

SELECTION TABLE

| Device | Power Supplies | RS- 232 Drivers | RS-232 Receivers | AUTO ON-LINE ® | TTL 3-state | Data Rate (kbps) |
|----------|----------------|-----------------|------------------|----------------|-------------|------------------|
| SP3223E | +3.0V to +5.5V | 2 | 2 | YES | YES | 120 |
| SP3223EB | +3.0V to +5.5V | 2 | 2 | YES | YES | 250 |
| SP3223EU | +3.0V to +5.5V | 2 | 2 | YES | YES | 1000 |

ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability and cause permanent damage to the device.

V_{CC}.....-0.3V to +6.0V
 V+ (NOTE 1).....-0.3V to +7.0V
 V- (NOTE 1).....+0.3V to -7.0V
 V+ + |V-| (NOTE 1).....+13V
 I_{CC} (DC V_{CC} or GND current).....±100mA

Input Voltages

TxIN, ONLINE, SHUTDOWN, EN.....-0.3V to V_{CC} + 0.3V
 RxIN.....±15V

Output Voltages

TxOUT.....±13.2V
 RxOUT, STATUS.....-0.3V to (V_{CC} + 0.3V)

Short-Circuit Duration

TxOUT.....Continuous
 Storage Temperature.....-65°C to +150°C

Power Dissipation per package

20-pin SSOP (derate 9.25mW/°C above +70°C)..750mW
 20-pin TSSOP (derate 11.1mW/°C above +70°C)..900mW

NOTE 1: V+ and V- can have maximum magnitudes of 7V, but their absolute difference cannot exceed 13V.

ELECTRICAL CHARACTERISTICS

Unless otherwise noted, the following specifications apply for V_{CC} = +3.0V to +5.5V with T_{AMB} = T_{MIN} to T_{MAX}. Typical values apply at V_{CC} = +3.3V or +5.0V and T_{AMB} = 25°C (Note 2).

| PARAMETER | MIN. | TYP. | MAX. | UNITS | CONDITIONS |
|--|------------|-----------|------------|-------|---|
| DC CHARACTERISTICS | | | | | |
| Supply Current, AUTO ON-LINE® | | 1.0 | 10 | µA | All RxIN open, $\overline{\text{ONLINE}} = \text{GND}$, $\overline{\text{SHUTDOWN}} = \text{Vcc}$, TxIN = Vcc or GND, Vcc = +3.3V, T _{AMB} = +25°C |
| Supply Current, Shutdown | | 1.0 | 10 | µA | $\overline{\text{SHUTDOWN}} = \text{GND}$, TxIN = Vcc or GND, Vcc = +3.3V, T _{AMB} = +25°C |
| Supply Current, AUTO ON-LINE® Disabled | | 0.3 | 1.0 | mA | $\overline{\text{ONLINE}} = \overline{\text{SHUTDOWN}} = \text{Vcc}$, No Load, Vcc = +3.3V, T _{AMB} = +25°C |
| LOGIC INPUTS AND RECEIVER OUTPUTS | | | | | |
| Input Logic Threshold LOW HIGH | GND 2.0 | | 0.8 Vcc | V | Vcc = 3.3V or 5.0V, TxIN, $\overline{\text{EN}}$, $\overline{\text{SHUTDOWN}}$, $\overline{\text{ONLINE}}$ |
| Input Leakage Current | | +/-0.01 | +/-1.0 | µA | TxIN, $\overline{\text{EN}}$, $\overline{\text{ONLINE}}$, $\overline{\text{SHUTDOWN}}$, T _{AMB} = +25°C, Vin = 0V to Vcc |
| Output Leakage Current | | +/-0.05 | +/-10 | µA | Receivers disabled, Vout = 0V to Vcc |
| Output Voltage LOW | | | 0.4 | V | I _{OUT} = 1.6mA |
| Output Voltage HIGH | Vcc - 0.6 | Vcc - 0.1 | | V | I _{OUT} = -1.0mA |

NOTE 2: C1 - C4 = 0.1µF, tested at 3.3V ±10%.

C1 = 0.047µF, C2-C4 = 0.33µF, tested at 5V±10%.

ELECTRICAL CHARACTERISTICS

Unless otherwise noted, the following specifications apply for $V_{CC} = +3.0V$ to $+5.5V$ with $T_{AMB} = T_{MIN}$ to T_{MAX} . Typical values apply at $V_{CC} = +3.3V$ or $+5.0V$ and $T_{AMB} = 25^{\circ}C$ (Note 2).

| PARAMETER | MIN. | TYP. | MAX. | UNITS | CONDITIONS |
|---|----------------|--------|-------|------------|--|
| Driver Outputs | | | | | |
| Output Voltage Swing | +/-5.0 | +/-5.4 | | V | All Driver outputs loaded with $3k\Omega$ to GND, $T_{AMB} = +25^{\circ}C$ |
| Output Resistance | 300 | | | Ω | $V_{CC} = V+ = V- = 0V$, $V_{out} = +/-2V$ |
| Output Short-Circuit Current | | +/-35 | +/-60 | mA | $V_{out} = 0V$ |
| Output Leakage Current | | | +/-25 | μA | $V_{CC} = 0V$ or $3.0V$ to $5.5V$, $V_{out} = +/-12V$, Driver disabled |
| RECEIVER INPUTS | | | | | |
| Input Voltage Range | -15 | | +15 | V | |
| Input Threshold LOW | 0.6 | 1.2 | | V | $V_{CC} = 3.3V$ |
| Input Threshold LOW | 0.8 | 1.5 | | V | $V_{CC} = 5.0V$ |
| Input Threshold HIGH | | 1.5 | 2.4 | V | $V_{CC} = 3.3V$ |
| Input Threshold HIGH | | 1.8 | 2.4 | V | $V_{CC} = 5.0V$ |
| Input Hysteresis | | 0.3 | | V | |
| Input Resistance | 3 | 5 | 7 | k Ω | |
| AUTO ON-LINE® CIRCUITRY CHARACTERISTICS (ONLINE = GND, SHUTDOWN = Vcc) | | | | | |
| STATUS Output Voltage LOW | | | 0.4 | V | $I_{OUT} = 1.6mA$ |
| STATUS Output Voltage HIGH | $V_{CC} - 0.6$ | | | V | $I_{OUT} = -1.0mA$ |
| Receiver Threshold to Drivers Enabled (t_{ONLINE}) | | 200 | | μs | Figure 15 |
| Receiver Positive or Negative Threshold to STATUS HIGH (t_{STSH}) | | 0.5 | | μs | Figure 15 |
| Receiver Positive or Negative Threshold to STATUS LOW (t_{STSL}) | | 20 | | μs | Figure 15 |

NOTE 2: C1 - C4 = $0.1\mu F$, tested at $3.3V \pm 10\%$.
C1 = $0.047\mu F$, C2-C4 = $0.33\mu F$, tested at $5V \pm 10\%$.

TIMING CHARACTERISTICS

Unless otherwise noted, the following specifications apply for $V_{CC} = +3.0V$ to $+5.5V$ with $T_{AMB} = T_{MIN}$ to T_{MAX} . Typical values apply at $V_{CC} = +3.3V$ or $+5.0V$ and $T_{AMB} = 25^{\circ}C$.

| PARAMETER | MIN. | TYP. | MAX. | UNITS | CONDITIONS |
|---------------------------------------|------|------|------|------------|---|
| Maximum Data Rate | | | | | |
| SP3223E | 120 | 235 | | kbps | RL = 3k Ω , C _L = 1000pF, One Driver active |
| SP3223EB | 250 | | | | |
| SP3223EU | 1000 | | | | |
| Receiver Propagation Delay | | | | | |
| t _{PHL} and t _{PLH} | | 0.15 | | μA | Receiver input to Receiver output, C _L = 150pF |
| Receiver Output Enable Time | | 200 | | ns | Normal Operation |
| Receiver Output Disable Time | | 200 | | ns | Normal Operation |
| Driver Skew | | | | | |
| E, EB | | 100 | 500 | ns | t _{PHL} - t _{PLH} , T _{AMB} = 25 $^{\circ}C$ |
| EU | | 50 | 100 | ns | |
| Receiver Skew | | | | | |
| E, EB, EU | | 200 | 1000 | ns | t _{PHL} - t _{PLH} |
| Transition-Region Slew Rate | | | | | |
| E, EB | | | 30 | V/ μs | V _{CC} = 3.3V, RL = 3k Ω , T _{AMB} = 25 $^{\circ}C$, measurements taken from -3.0V to +3.0V or +3.0V to -3.0V |
| EU | | 90 | | | |

TYPICAL OPERATING CIRCUIT




Figure 1. SP3223E Typical Operating Circuit

TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise noted, the following performance characteristics apply for $V_{CC} = +3.3V$, 250Kbps data rate, all drivers loaded with $3k\Omega$, $0.1\mu F$ charge pump capacitors, and $T_{AMB} = +25^\circ C$.




Figure 2. Transmitter Output Voltage VS. Load Capacitance for the SP3223EB




Figure 3. Slew Rate VS. Load Capacitance for the SP3223EB




Figure 4. Supply Current VS. Load Capacitance when Transmitting Data for the SP3223EB




Figure 5. Supply Current VS. Supply Voltage for the SP3223EB




Figure 6. Transmitter Output Voltage VS. Supply Voltage for the SP3223EB

TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise noted, the following performance characteristics apply for $V_{CC} = +3.3V$, 1000Kbps data rate, all drivers loaded with $3k\Omega$, $0.1\mu F$ charge pump capacitors, and $T_{AMB} = +25^{\circ}C$.




Figure 7. Transmitter Skew VS. Load Capacitance for the SP3223EU




Figure 8. Transmitter Output Voltage VS. Supply Voltage for the SP3223EU




Figure 9. Transmitter Output Voltage VS. Load Capacitance for the SP3223EU




Figure 10. Supply Current VS. Load Capacitance for the SP3223EU




Figure 11. Supply Current VS. Supply Voltage for the SP3223EU




Figure 12. Transmitter Output Voltage VS. Supply Voltage for the SP3223EU

PIN DESCRIPTION

| Name | Function | Pin # |
|------------------------------|--|-------|
| $\overline{\text{EN}}$ | Receiver Enable, Apply logic LOW for normal operation. Apply logic HIGH to disable receiver outputs (high-Z state). | 1 |
| C1+ | Positive terminal of the voltage doubler charge-pump capacitor | 2 |
| V+ | Regulated +5.5V output generated by charge pump | 3 |
| C1- | Negative terminal of the voltage doubler charge-pump capacitor | 4 |
| C2+ | Positive terminal of the inverting charge-pump capacitor | 5 |
| C2- | Negative terminal of the inverting charge-pump capacitor | 6 |
| V- | Regulated -5.5V output generated by charge pump | 7 |
| T ₂ OUT | RS-232 Driver output | 8 |
| R ₂ IN | RS-232 receiver input | 9 |
| R ₂ OUT | TTL/CMOS receiver output | 10 |
| $\overline{\text{STATUS}}$ | TTL/CMOS output indicating online and shutdown status | 11 |
| T ₂ IN | TTL/CMOS driver input | 12 |
| T ₁ IN | TTL/CMOS driver input | 13 |
| $\overline{\text{ONLINE}}$ | Apply logic HIGH to override AUTO ON-LINE ® circuitry keeping drivers active (SHUTDOWN must also be logic HIGH, refer to table 2). | 14 |
| R ₁ OUT | TTL/CMOS receiver output | 15 |
| R ₁ IN | RS-232 receiver input | 16 |
| T ₁ OUT | RS-232 Driver output | 17 |
| GND | Ground | 18 |
| Vcc | +3.0V to +5.5V supply voltage | 19 |
| $\overline{\text{SHUTDOWN}}$ | Apply logic LOW to shut down drivers and charge pump. This overrides all AUTO ON-LINE ® circuitry and $\overline{\text{ONLINE}}$ (refer to table 2). | 20 |

Table 2. Pin Description

| Device: SP3223 | | | |
|----------------|----|--------------------|--------------------|
| SHUTDOWN | EN | T _x OUT | R _x OUT |
| 0 | 0 | High Z | Active |
| 0 | 1 | High Z | High Z |
| 1 | 0 | Active | Active |
| 1 | 1 | Active | High Z |

Table 3. SHUTDOWN and EN Truth Tables
 Note: In AUTO ON-LINE® Mode where ONLINE = GND and SHUTDOWN = V_{CC}, the device will shut down if there is no activity present at the Receiver inputs.

Receivers

The receivers convert ±5.0V EIA/TIA-232 levels to TTL or CMOS logic output levels. Receivers have an inverting output that can be disabled by using the EN pin.

Receivers are active when the AUTO ON-LINE® circuitry is enabled or when in shutdown. During the shutdown, the receivers will continue to be active. If there is no activity present at the receivers for a period longer than 100µs or when SHUTDOWN is enabled, the device goes into a standby mode where the circuit draws 1µA. Driving EN to a logic HIGH forces the outputs of the receivers into high-impedance. The truth table logic of the **SP3223** driver and receiver outputs can be found in *Table 2*.

Since receiver input is usually from a transmission line where long cable lengths and system interference can degrade the signal, the inputs have a typical hysteresis margin of 300mV. This ensures that the receiver is virtually immune to noisy transmission lines. Should an input be left unconnected, an internal 5kΩ pull-down resistor to ground will commit the output of the receiver to a HIGH state.




Figure 14. Loopback Test Circuit for RS-232 Driver Data Transmission Rates




Figure 15. Loopback Test Circuit result at 250Kbps (All Drivers Fully Loaded)

Charge Pump

The charge pump uses a unique approach compared to older less-efficient designs. The charge pump still requires four external capacitors, but uses a four-phase voltage shifting technique to attain symmetrical 5.5V power supplies. The internal power supply consists of a regulated dual charge pump that provides output voltages of +/-5.5V regardless of input voltage (V_{CC}) over the +3.0V to +5.5V range. This is important to maintain compliant RS-232 levels regardless of power supply fluctuations.

The charge pump operates in a discontinuous mode using an internal oscillator. If the output voltages are less than a magnitude of 5.5V, the charge pump is enabled. If the output voltages exceed a magnitude of 5.5V, the charge pump is disabled. This oscillator controls the four phases of the voltage shifting. A description of each phase follows.

Phase 1

— V_{SS} charge storage — During this phase of the clock cycle, the positive side of capacitors C_1 and C_2 are initially charged to V_{CC} . C_1^+ is then switched to GND and the charge in C_1^- is transferred to C_2^- . Since C_2^+ is connected to V_{CC} , the voltage potential across capacitor C_2 is now 2 times V_{CC} .

Phase 2

— V_{SS} transfer — Phase two of the clock connects the negative terminal of C_2 to the V_{SS} storage capacitor and the positive terminal of C_2 to GND. This transfers a negative generated voltage to C_3 . This generated voltage is regulated to a minimum voltage of -5.5V. Simultaneous with the transfer of the voltage to C_3 , the positive side of capacitor C_1 is switched to V_{CC} and the negative side is connected to GND.

Phase 3

— V_{DD} charge storage — The third phase of the clock is identical to the first phase — the charge transferred in C_1 produces $-V_{CC}$ in the negative terminal of C_1 , which is applied to the negative side of capacitor C_2 . Since C_2^+ is at V_{CC} , the voltage potential across C_2 is 2 times V_{CC} .

Phase 4

— V_{DD} transfer — The fourth phase of the clock connects the negative terminal of C_2 to GND, and transfers this positive generated voltage across C_2 to C_4 , the V_{DD} storage capacitor. This voltage is regulated to +5.5V. At this voltage, the internal oscillator is disabled. Simultaneous with the transfer of the voltage to C_4 , the positive side of capacitor C_1 is switched to V_{CC} and the negative side is switched to GND, allowing the charge pump cycle to begin again. The charge pump cycle will continue as long

as the operational conditions for the internal oscillator are present.

Since both V^+ and V^- are separately generated from V_{CC} , in a no-load condition V^+ and V^- will be symmetrical. Older charge pump approaches that generate V^- from V^+ will show a decrease in the magnitude of V^- compared to V^+ due to the inherent inefficiencies in the design.

The Exar charge pump is designed to operate reliably with a range of low cost capacitors. Either polarized or non polarized capacitors may be used. If polarized capacitors are used they should be oriented as shown in the Typical Operating Circuit. The V^+ capacitor may be connected to either ground or V_{CC} (polarity reversed.)

The charge pump operates with 0.1 μ F capacitors for 3.3V operation. For other supply voltages, see table 4 for required capacitor values. Do not use values smaller than those listed. Increasing the capacitor values (e.g., by doubling in value) reduces ripple on the transmitter outputs and may slightly reduce power consumption. C_2 , C_3 , and C_4 can be increased without changing C_1 's value.

For best charge pump efficiency locate the charge pump and bypass capacitors as close as possible to the IC. Surface mount capacitors are best for this purpose. Using capacitors with lower equivalent series resistance (ESR) and self-inductance, along with minimizing parasitic PCB trace inductance will optimize charge pump operation. Designers are also advised to consider that capacitor values may shift over time and operating temperature.




Figure 16. Charge Pump - Phase 1




Figure 17. Charge Pump - Phase 2




Figure 18. Charge Pump Waveforms




Figure 19. Charge Pump - Phase 3




Figure 20. Charge Pump - Phase 4

| Minimum recommended charge pump capacitor value | |
|---|--|
| Input Voltage V_{CC} | Charge pump capacitor value |
| 3.0V to 3.6V | C1 - C4 = 0.1 μ F |
| 4.5V to 5.5V | C1 = 0.047 μ F, C2-C4 = 0.33 μ F |
| 3.0V to 5.5V | C1 - C4 = 0.22 μ F |

Table 4. Minimum Charge Pump Capacitor values

AUTO ON-LINE® Circuitry

The **SP3223** device has **AUTO ON-LINE®** circuitry on board that saves power in applications such as laptop computers, PDA's, and other portable systems.

The **SP3223** device incorporates an **AUTO ON-LINE®** circuit that automatically enables itself when the external transmitter is enabled and the cable is connected. Conversely, the **AUTO ON-LINE®** circuit also disables most of the internal circuitry when the device is not being used and goes into a standby mode where the device typically draws 1 μ A. This function is externally controlled by the ONLINE pin. When this pin is tied to a logic LOW, the **AUTO ON-LINE®** function is active. Once active, the device is enabled until there is no activity on receiver inputs. The receiver input typically sees at least $\pm 3V$, which are generated from the transmitter at the other end of the cable with a $\pm 5V$ minimum. When the external transmitter is disabled or the cable is disconnected, the receiver input will be pulled down by its internal 5k Ω resistor to ground. When this occurs over a period of time, the internal transmitters will be disabled and the device goes into a shutdown or standby mode. When the ONLINE pin is HIGH, the **AUTO ON-LINE®** mode is disabled.

The **AUTO ON-LINE®** circuit has two stages:

- 1) Inactive Detection
- 2) Accumulated Delay

The first stage, shown in Figure 22, detects an inactive input. A logic HIGH is asserted on R_x INACT if the cable is disconnected or the external transmitters are disabled. Otherwise, R_x INACT will be at a logic LOW. This circuit is duplicated for each of the other receivers.

The second stage of the **AUTO ON-LINE®** circuitry, shown in Figure 23, processes the receiver's R_x INACT signal with an accumulated delay that disables the device to a 1 μ A typical supply current. The STATUS pin goes to a logic LOW when the cable is disconnected, the external transmitter is disabled, or the SHUTDOWN pin is invoked. The typical accumulated delay is around 20 μ s. When the **SP3223** drivers and internal charge pump are disabled, the supply current is reduced to 1 μ A typical. This can commonly occur in handheld or portable applications where the RS-232 cable is disconnected or the RS-232 drivers of the connected peripheral are truned off. The **AUTO ON-LINE®** mode can be disabled by the SHUTDOWN pin. If this pin is a logic LOW, the **AUTO ON-LINE®** function will not operate regardless of the logic state of the ONLINE pin. Table 5 summarizes the logic of the **AUTO ON-LINE®** operating modes. The truth table logic of the **SP3223** driver and receiver outputs can be found in *Table 3*.

The STATUS pin outputs a logic LOW signal if the device is shutdown. This pin goes to a logic HIGH when the external transmitter is enabled and the cable is connected.

When the **SP3223** device is shutdown, the charge pumps are turned off. V+ charge pump output decays to V_{cc} , the V- output decays to GND. The decay time will depend on the size of capacitors used for the charge pump. Once in shutdown, the time required to exit the shut down state and have valid V+ and V- levels is typically 200 μ s.

For easy programming, the STATUS can be used to indicate DTR or a Ring Indicator signal. Tying ONLINE and SHUTDOWN together will bypass the **AUTO ON-LINE®** circuitry so this connection acts like a shutdown input pin




Figure 21. AUTO ON-LINE® Timing Waveforms

| RS-232 SIGNAL AT RECEIVER INPUT | <u>SHUTDOWN</u> | <u>ONLINE</u> | <u>STATUS</u> | TRANSCIEVER STATUS |
|---------------------------------|-----------------|---------------|---------------|----------------------------------|
| YES | HIGH | LOW | HIGH | Normal Operation (AUTO ON-LINE®) |
| NO | HIGH | HIGH | LOW | Normal Operation |
| NO | HIGH | LOW | LOW | Shutdown (AUTO ON-LINE®) |
| YES | LOW | HIGH/LOW | HIGH | Shutdown |
| NO | LOW | HIGH/LOW | LOW | Shutdown |

Table 5. AUTO ON-LINE® Logic




Figure 22. Stage I of AUTO ON-LINE® Circuitry




Figure 23. Stage II of AUTO ON-LINE® Circuitry

ESD TOLERANCE

The **SP3223** series incorporates ruggedized ESD cells on all driver output and receiver input pins. The ESD structure is improved over our previous family for more rugged applications and environments sensitive to electro-static discharges and associated transients. The improved ESD tolerance is at least $\pm 15\text{kV}$ without damage nor latch-up.

There are different methods of ESD testing applied:

- a) MIL-STD-883, Method 3015.7
- b) IEC61000-4-2 Air-Discharge
- c) IEC61000-4-2 Direct Contact

The Human Body Model has been the generally accepted ESD testing method for semiconductors. This method is also specified in MIL-STD-883, Method 3015.7 for ESD testing. The premise of this ESD test is to simulate the human body's potential to store electro-static energy and discharge it to an integrated circuit. The simulation is performed by using a test model as shown in Figure 24. This method will test the IC's capability to withstand an ESD transient during normal handling such as in manufacturing areas where the IC's tend to be handled frequently.

The IEC-61000-4-2, formerly IEC801-2, is generally used for testing ESD on equipment and systems. For system manufacturers, they must guarantee a certain amount of ESD protection since the system itself is exposed to the outside environment and human presence. The premise with IEC61000-4-2 is that the system is required to withstand an amount of static electricity when ESD

is applied to points and surfaces of the equipment that are accessible to personnel during normal usage. The transceiver IC receives most of the ESD current when the ESD source is applied to the connector pins. The test circuit for IEC61000-4-2 is shown on Figure 25. There are two methods within IEC61000-4-2, the Air Discharge method and the Contact Discharge method. With the Air Discharge Method, an ESD voltage is applied to the equipment under test (EUT) through air. This simulates an electrically charged person ready to connect a cable onto the rear of the system only to find an unpleasant zap just before the person touches the back panel. The high energy potential on the person discharges through an arcing path to the rear panel of the system before he or she even touches the system. This energy, whether discharged directly or through air, is predominantly a function of the discharge current rather than the discharge voltage. Variables with an air discharge such as approach speed of the object carrying the ESD potential to the system and humidity will tend to change the discharge current. For example, the rise time of the discharge current varies with the approach speed. The Contact Discharge Method applies the ESD current directly to the EUT. This method was devised to reduce the unpredictability of the ESD arc. The discharge current rise time is constant since the energy is directly transferred without the air-gap arc. In situations such as hand held systems, the ESD charge can be directly discharged to the equipment from a person already holding the equipment. The current is transferred on to the keypad or the serial port of the equipment directly and then travels through the PCB and finally to the IC.




Figure 24. ESD Test Circuit for Human Body Model




Figure 25. ESD Test Circuit for IEC61000-4-2

The circuit model in *Figures 24 and 25* represent the typical ESD testing circuit used for all three methods. The C_s is initially charged with the DC power supply when the first switch (SW1) is on. Now that the capacitor is charged, the second switch (SW2) is on while SW1 switches off. The voltage stored in the capacitor is then applied through R_s , the current limiting resistor, onto the device under test (DUT). In ESD tests, the SW2 switch is pulsed so that the device under test receives a duration of voltage.

For the Human Body Model, the current limiting resistor (R_s) and the source capacitor (C_s) are 1.5kΩ and 100pF, respectively. For IEC-61000-4-2, the current limiting resistor (R_s) and the source capacitor (C_s) are 330Ω and 150pF, respectively.

The higher C_s value and lower R_s value in the IEC61000-4-2 model are more stringent than the Human Body Model. The larger storage capacitor injects a higher voltage to the test point when SW2 is switched on. The lower current limiting resistor increases the current charge onto the test point.





Figure 26. ESD Test Waveform for IEC61000-4-2


| DEVICE PIN TESTED | HUMAN BODY MODEL | Air Discharge | IEC61000-4-2 Direct Contact | Level |
|-------------------|------------------|---------------|-----------------------------|-------|
| Driver Outputs | ±15kV | ±15kV | ±8kV | 4 |
| Receiver Inputs | ±15kV | ±15kV | ±8kV | 4 |


Table 6. Transceiver ESD Tolerance Levels



| REVISION HISTORY | | | |
|------------------|--------------------------------------|----------|-------|
| REV. | DESCRIPTION | DATE | APP'D |
| A | DRAWING ORIENTATION | 04/19/06 | JL |
| B | ADD LAND PATTERN RECOMMENDATION | 10/27/06 | JL |
| C | CHANGE DRAWING LOGO AND COMPANY NAME | 11/21/07 | JL |

| 20 Pin TSSOP JEDEC MO-153 Variation AC | | DIMENSIONS IN MM | | DIMENSIONS IN INCH | |
|--|----------------|------------------|------|--------------------|-------|
| SYMBOLS | (Control Unit) | (Reference Unit) | MIN | NOM | MAX |
| A | — | 1.20 | — | — | 0.047 |
| A1 | 0.05 | — | 0.15 | 0.002 | — |
| A2 | 0.80 | 1.00 | 1.05 | 0.031 | 0.039 |
| b | 0.19 | — | 0.30 | 0.007 | — |
| c | 0.09 | — | 0.20 | 0.004 | — |
| E | 6.40 | BSC | — | 0.252 | BSC |
| E1 | 4.30 | 4.40 | 4.50 | 0.169 | 0.173 |
| e | 0.65 | BSC | — | 0.026 | BSC |
| L | 0.45 | 0.60 | 0.75 | 0.018 | 0.024 |
| L1 | 1.00 | REF | — | 0.039 | REF |
| L2 | 0.25 | BSC | — | 0.010 | BSC |
| R | 0.09 | — | — | 0.035 | — |
| R1 | 0.09 | — | — | 0.035 | — |
| θ | 12° | REF | — | 12° | REF |
| θ1 | 0° | — | 8° | 0° | — |
| D | 6.40 | 6.50 | 6.60 | 0.252 | 0.256 |
| N | 20 | — | — | 20 | — |

| | | | |
|---|------------------------------|-------------------------|-------------|
|  | | EXAR CORPORATION | |
| Packaging Approval: | By: JL | Date: 11/21/07 | Revision: C |
| Drawing No: | 20-PIN TSSOP PACKAGE OUTLINE | | |
| Sheet: | 1 OF 1 | | |



| REVISION HISTORY | | | |
|------------------|--------------------------------------|----------|-------|
| REV. | DESCRIPTION | DATE | APP'D |
| A | DRAWING ORIENTATION | 04/24/06 | JL |
| B | ADD LAND PATTERN RECOMMENDATION | 07/25/07 | JL |
| C | CHANGE DRAWING LOGO AND COMPANY NAME | 11/21/07 | JL |

| 20 Pin SSOP JEDEC MO-150 Variation AE | | | | | | |
|---------------------------------------|---------------------------------|------|------|-------------------------------------|-------|-------|
| SYMBOLS | DIMENSIONS IN MM (Control Unit) | | | DIMENSIONS IN INCH (Reference Unit) | | |
| | MIN | NOM | MAX | MIN | NOM | MAX |
| A | — | — | 2.00 | — | — | 0.079 |
| A1 | 0.05 | — | — | 0.002 | — | — |
| A2 | 1.65 | 1.75 | 1.85 | 0.065 | 0.069 | 0.073 |
| b | 0.22 | — | 0.38 | 0.009 | — | 0.015 |
| c | 0.09 | — | 0.25 | 0.004 | — | 0.010 |
| E | 7.40 | 7.80 | 8.20 | 0.291 | 0.307 | 0.323 |
| E1 | 5.00 | 5.30 | 5.60 | 0.197 | 0.209 | 0.220 |
| e | 0.65 BSC | | | 0.026 BSC | | |
| L | 0.55 | 0.75 | 0.95 | 0.022 | 0.030 | 0.037 |
| L1 | 1.25 REF | | | 0.049 REF | | |
| L2 | 0.25 BSC | | | 0.010 BSC | | |
| R1 | 0.09 | — | — | 0.004 | — | — |
| θ | 0° | 4° | 8° | 0° | 4° | 8° |
| D | 6.90 | 7.20 | 7.50 | 0.272 | 0.283 | 0.295 |
| N | 20 | | | 20 | | |

EXAR CORPORATION
Powering Connectivity

20 PIN SSOP PACKAGE OUTLINE

Packaging Approval: _____
 Drawing No: 20-PIN SSOP

By: JL Date: 11/21/07 Revisions: C Sheet: 1 OF 1


ORDERING INFORMATION

| Part Number | Temperature Range | Package Types |
|----------------------|---------------------|---------------|
| SP3223EBCA-L..... | 0°C to +70°C | 20-pin SSOP |
| SP3223EBCA-L/TR..... | 0°C to +70°C | 20-pin SSOP |
| SP3223EBCY-L..... | 0°C to +70°C | 20-pin TSSOP |
| SP3223EBCY-L/TR..... | 0°C to +70°C | 20-pin TSSOP |
| SP3223EBEA-L..... | -40°C to +85°C..... | 20-pin SSOP |
| SP3223EBEA-L/TR..... | -40°C to +85°C..... | 20-pin SSOP |
| SP3223EBEY-L..... | -40°C to +85°C..... | 20-pin TSSOP |
| SP3223EBEY-L/TR..... | -40°C to +85°C..... | 20-pin TSSOP |
| SP3223ECA-L..... | 0°C to +70°C | 20-pin SSOP |
| SP3223ECA-L/TR..... | 0°C to +70°C | 20-pin SSOP |
| SP3223ECY-L..... | 0°C to +70°C | 20-pin TSSOP |
| SP3223ECY-L/TR..... | 0°C to +70°C | 20-pin TSSOP |
| SP3223EEA-L..... | -40°C to +85°C..... | 20-pin SSOP |
| SP3223EEA-L/TR..... | -40°C to +85°C..... | 20-pin SSOP |
| SP3223EEY-L..... | -40°C to +85°C..... | 20-pin TSSOP |
| SP3223EEY-L/TR..... | -40°C to +85°C..... | 20-pin TSSOP |
| SP3223EUCA-L..... | 0°C to +70°C | 20-pin SSOP |
| SP3223EUCA-L/TR..... | 0°C to +70°C | 20-pin SSOP |
| SP3223EUCY-L..... | 0°C to +70°C | 20-pin TSSOP |
| SP3223EUCY-L/TR..... | 0°C to +70°C | 20-pin TSSOP |
| SP3223EUEA-L..... | -40°C to +85°C..... | 20-pin SSOP |
| SP3223EUEA-L/TR..... | -40°C to +85°C..... | 20-pin SSOP |
| SP3223EUEY-L..... | -40°C to +85°C..... | 20-pin TSSOP |
| SP3223EUEY-L/TR..... | -40°C to +85°C..... | 20-pin TSSOP |

Note: "-L" indicates lead free packaging, "/TR" is for tape and reel option

PRODUCT NOMENCLATURE

SP3223 E U EY L /TR



REVISION HISTORY

| DATE | REVISION | DESCRIPTION |
|-----------|----------|--|
| 10-06-06 | --- | Legacy Sipex data sheet |
| Nov 2010 | 1.0.0 | Convert to Exar data sheet format and remove EOL parts. |
| June 2012 | 1.0.1 | Correct type error on page 1 pin diagram. Pin 9 should be R2IN not R1IN, Change ESD protection levels to IEC61000-4-2. |

Notice

EXAR Corporation reserves the right to make changes to any products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no representation that the circuits are free of patent infringement. Charts and schedules contained herein are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked, no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2012 EXAR Corporation

Datasheet June 2012

For technical support please email Exar's Serial Technical Support group at: serialtechsupport@exar.com

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

单击下面可查看定价，库存，交付和生命周期等信息

[>>Exar-MaxLinear\(艾科嘉\)](#)