MPQ8873

36V, 3A Continuous Output Current, Full Temperature, Four-Switch, Synchronous Buck-Boost Converter, AEC-Q100 Qualified

DESCRIPTION

The MPQ8873 is a 36V, monolithic, synchronous buck-boost DC/DC converter. Its wide 2.2V to 36V input voltage range makes the device well-suited to multi-purpose automotive and industrial applications. Proprietary constant-on-time (COT) control and a fully integrated, four-switch configuration allow the chip to flexibly change the converter topology between buck, boost, and buck-boost mode. This optimizes performance and efficiency at input voltages above, below, or equal to the output voltage. It also ensures seamless transitions between the adjacent operational regions.

The MPQ8873 is controlled via a standard I²C interface. The various parameters can be adjusted by writing the settings in the device, meaning that no hardware changes are required.

The switching frequency can be configured between 200kHz and 1MHz, or it can be synchronized between 250kHz and 1MHz via an external clock signal. In addition, the configurable frequency spread spectrum function can dither the switching frequency periodically for improved EMI performance.

Robust fault protections include input undervoltage lockout (UVLO), input over-voltage protection (OVP), cycle-by-cycle peak current limiting, output OVP, output short-circuit protection (SCP), and thermal shutdown. The built-in power good function can indicate whether the output voltage is regulated properly.

The MPQ8873 is available in a thermally enhanced QFN-34 (4mmx5mm) package.

FEATURES

- 2.2V to 36V Wide Input Voltage Range
- Up to 3A Continuous Output Current
- <25μA Shutdown Current
- 180μA Quiescent Current when $V_{IN} = 12V$
- Single-Channel, Four-Switch, Synchronous Buck-Boost Configuration:
	- o Internal 10mΩ Buck High-Side Power MOSFET
	- o Internal 25mΩ Buck Low-Side Synchronous Rectifier
	- o Internal 10mΩ Boost Low-Side Power MOSFET
	- o Internal 25mΩ Boost High-Side Synchronous Rectifier
- Proprietary Constant-On-Time (COT) Control for Seamless Transitions
- Internal Soft Start
- Smart Power Good Output
- Easy-to-Optimize Efficiency and EMI Performance:
	- o Configurable 200kHz to 1MHz Switching **Frequency**
	- o Synchronizable Switching Frequency from 250kHz to 1MHz
	- o Switching Frequency Spread Spectrum
	- o Configurable Switching Speed
- Protection Features:
	- o Cycle-by-Cycle Current Limiting
	- o Over-Current Protection (OCP)
	- o Configurable Input Under-Voltage Lockout (UVLO)
	- o Output Over-Voltage Protection (OVP)
	- o Input Over-Voltage Protection (OVP)
	- o Output Short-Circuit Protection (SCP)
	- o Over-Temperature Shutdown

MPQ8873 – 36V, 3A, 4-SWITCH, SYNC BUCK-BOOST CONVERTER WITH I ²C, AEC-Q100

FEATURES *(continued)*

- Standard, Configurable I²C Interface:
	- o Converter On/Off
	- o Input Range Selection
	- o Output Range from 0.5V to 30V for FCCM, 5V to 30V for DCM
	- o Switching Frequency
	- o Synchronized Input/Output Selection
	- o Switching Slew Rate
	- o Frequency Spread Spectrum Setting
	- o Compensation Network
	- o Ramp Compensation
	- o Soft-Start Time
	- o Dynamic Output Voltage Adjustment with Slew Rate Control
	- o Converter Mode Transition Threshold
	- o Discontinuous Conduction Mode (DCM) or Forced Continuous Conduction Mode (FCCM)
	- o Constant-On-Time (COT) Control of the Boost Switch in Buck-Boost Mode
	- o Input Over-Voltage Protection (OVP)
	- o Output Over-Voltage Protection (OVP)
	- o Cycle-by-Cycle Current Limit Threshold
	- o Reverse Current Limit Threshold
	- o Over-Current Protection (OCP)
	- o Output Short-Circuit Protection (SCP)
	- o Thermal Protection
	- o Power Good (PG) Threshold
	- o Junction Temperature Reading
- One-Time Programmable (OTP) Memory for Default Parameter Settings
- Available in QFN-34 (4mmx5mm) Package
- Available with Wettable Flanks
- Available in AEC-Q100 Grade 1

APPLICATIONS

- Sensor Fusion Systems
- Camera Monitor System
- Infotainment Systems
- Automotive Applications

All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are registered trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

TYPICAL APPLICATION

ORDERING INFORMATION

* For Tape & Reel, add suffix –Z (e.g. MPQ8873GVE-xxxx–Z).

** "xxxx" is the configuration code identifier for the register settings stored in the OTP register. Each "x" can be a hexadecimal value between 0 and F. Contact an MPS FAE to create this unique number.

*** Moisture Sensitivity Level Rating

**** Wettable Flank

TOP MARKING

MPSYWW MP8873 **LLLLLL** Е

MPS: MPS prefix Y: Year code WW: Week code MP8873: Part number LLLLLL: Lot number E: Wettable Flank

PACKAGE REFERENCE

MPQ8873 Rev. 1.0 www.MonolithicPower.com **4**

3/15/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved.

Downloaded From **[Oneyac.com](https://www.oneyac.com)**

PIN FUNCTIONS

PIN FUNCTIONS *(continued)*

ABSOLUTE MAXIMUM RATINGS (1)

Electrostatic Discharge (ESD) Ratings

Recommended Operating Conditions

Supply voltage (V_{IN})

Thermal Resistance θJA θJC

QFN-34 (4mmx5mm)

Notes:

- 1) Exceeding these ratings may damage the device.
2) The maximum allowable power dissipation is a fu
- The maximum allowable power dissipation is a function of the maximum junction temperature, T_J (MAX), the junction-toambient thermal resistance, θ_{JA} , and the ambient temperature, T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D $(MAX) = (T_J (MAX) - T_A) / \theta_{JA}$. Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the regulator may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) Measured on JESD51-7, 4-layer PCB. The value of θ_{JA} given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.
- 4) Measured on EVQ8873-VE-00A, 4-layer, 9cmx9cm PCB, 2oz copper.

ELECTRICAL CHARACTERISTICS

MPQ8873 – 36V, 3A, 4-SWITCH, SYNC BUCK-BOOST CONVERTER WITH I ²C, AEC-Q100

ELECTRICAL CHARACTERISTICS *(continued)*

Typical values are at VIN = 12V, VEN = 2V, T^J = 25°C, all voltages with respect to ground, unless otherwise noted. Minimum and maximum values are at V_{IN} **= 12V,** V_{EN} **= 2V,** T_J **= -40°C to +150°C, all voltages with respect to ground, guaranteed by characterization, unless otherwise noted.**

Notes:

5) Configurable via the l^2C interface.

6) Not tested across the entire range, and only guaranteed for the specified default option configured in the OTP register.

7) Guaranteed by design and characterization. Not tested in production.

I ²C INTERFACE ELECTRICAL CHARACTERISTICS

Typical values are at VIN = 12V, VEN = 2V, T^J = 25°C. Minimum and maximum values are at VIN = 12V, VEN = 2V, T^J = -40°C to +150°C, guaranteed by characterization. All voltages with respect to ground, unless otherwise noted.

I ²C-COMPATIBLE INTERFACE TIMING DIAGRAM

Sr = Repeated Start Condition

P = Stop Condition

TYPICAL CHARACTERISTICS

 V_{IN} = 12V, T_J = -40°C to +150°C, unless otherwise noted.

MPQ8873 Rev. 1.0 www.MonolithicPower.com **15** 3/15/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved.

 V_{IN} = 12V, T_J = -40°C to +150°C, unless otherwise noted.

MPQ8873 Rev. 1.0 www.MonolithicPower.com **16** 3/15/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved.

 V_{IN} = 12V, T_J = -40°C to +150°C, unless otherwise noted.

 V_{IN} = 12V, T_J = -40°C to +150°C, unless otherwise noted.

MPQ8873 Rev. 1.0 www.MonolithicPower.com **18** 3/15/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved.

 V_{IN} = 12V, T_J = -40°C to +150°C, unless otherwise noted.

MPQ8873 Rev. 1.0 www.MonolithicPower.com **19** 3/15/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} = 13.5V, V_{OUT} = 11.5V, L = 10µH, C_{OUT} = 40µF, f_{SW} = 450kHz, FCCM, T_A = 25^oC, unless otherwise **noted.**

MPQ8873 Rev. 1.0 www.MonolithicPower.com **20**

3/15/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved.

 V_{IN} = 13.5V, V_{OUT} = 11.5V, L = 10µH, C_{OUT} = 40µF, f_{SW} = 450kHz, FCCM, T_A = 25°C, unless otherwise **noted.**

MPQ8873 Rev. 1.0 www.MonolithicPower.com **21**

3/15/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2021 MPS. All Rights Reserved. Downloaded From **[Oneyac.com](https://www.oneyac.com)**

VIN = 13.5V, VOUT = 11.5V, L = 10µH, COUT = 40µF, fSW = 450kHz, FCCM, T^A = 25°C, unless otherwise noted.

Case Temperature Rise vs. Load Current

 V_{IN} = 13.5V, V_{OUT} = 11.5V, L = 10µH, C_{OUT} = 40µF, f_{SW} = 450kHz, FCCM, T_A = 25°C, unless otherwise **noted.**

Steady State (Buck-Boost Mode) $V_{IN} = 13.5V$, $I_{OUT} = 0A$

Steady State (Buck-Boost Mode) $V_{IN} = 13.5V$, $I_{OUT} = 3A$

MPQ8873 Rev. 1.0 www.MonolithicPower.com **23** 3/15/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved.

 V_{IN} = 13.5V, V_{OUT} = 11.5V, L = 10µH, C_{OUT} = 40µF, f_{SW} = 450kHz, FCCM, T_A = 25°C, unless otherwise **noted.**

Shutdown through PVIN $I_{OUT} = 5A$

 V_{IN} = 13.5V, V_{OUT} = 11.5V, L = 10µH, C_{OUT} = 40µF, f_{SW} = 450kHz, FCCM, T_A = 25°C, unless otherwise **noted.**

SCP Steady State

CH3: VIN 10V/div. CH4: I^L 5A/div.

CH2: SW2 10V/div. CH1: SW1 10V/div.

SCP Entry $I_{\text{OUT}} = 0A$ to short circuit

MPQ8873 Rev. 1.0 www.MonolithicPower.com **25** 3/15/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved.

Downloaded From [Oneyac.com](https://www.oneyac.com)

 V_{IN} = 13.5V, V_{OUT} = 11.5V, L = 10µH, C_{OUT} = 40µF, f_{SW} = 450kHz, FCCM, T_A = 25°C, unless otherwise **noted.**

Load Transient $I_{OUT} = 0A$ to 1.5A, 2A/ μ s

Load Transient $I_{OUT} = 0A$ to 3A, 2A/ μ s

Mode Transient between Boost and Buck-Boost Modes

MPQ8873 Rev. 1.0 www.MonolithicPower.com **26** 3/15/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved.

 V_{IN} = 13.5V, V_{OUT} = 11.5V, L = 10µH, C_{OUT} = 40µF, f_{SW} = 450kHz, FCCM, T_A = 25°C, unless otherwise **noted.**

 V_{IN} = 13.5V, V_{OUT} = 11.5V, L = 10µH, C_{OUT} = 40µF, f_{SW} = 450kHz, FCCM, T_A = 25°C, unless otherwise **noted.**

 V_{IN} = 12V, V_{OUT} = 11.5V, I_{OUT} = 3A, L = 10µH, f_{SW} = 450kHz, in buck-boost mode, with EMI filters **and FSS enabled, T^A = 25°C, unless otherwise noted.** (8)

CISPR25 Class 5 Peak Radiated Emissions

150kHz to 30MHz

CISPR25 Class 5 Peak Radiated Emissions

Horizontal, 30MHz to 200MHz

CISPR25 Class 5 Average Conducted Emissions

CISPR25 Class 5 Average Radiated Emissions

CISPR25 Class 5 Average Radiated Emissions

Horizontal, 30MHz to 200MHz

Notes:

8) The EMC test results are based on the application circuit with EMI filters (see Figure 34 on page 63).

 V_{IN} = 12V, V_{OUT} = 11.5V, I_{OUT} = 3A, L = 10µH, f_{SW} = 450kHz, in Buck-boost mode, with EMI filters and FSS enabled, $T_A = 25^{\circ}C$, unless otherwise noted.

CISPR25 Class 5 Peak Radiated Emissions

Vertical, 30MHz to 200MHz

CISPR25 Class 5 Peak Radiated Emissions

Horizontal, 200MHz to 1GHz

CISPR25 Class 5 Peak Radiated Emissions

Vertical, 200MHz to 1GHz

CISPR25 Class 5 Average Radiated Emissions

CISPR25 Class 5 Average Radiated Emissions

CISPR25 Class 5 Average Radiated Emissions

Vertical, 200MHz to 1GHz

FUNCTIONAL BLOCK DIAGRAM

Figure 1: Functional Block Diagram

OPERATION

The MPQ8873 is a 36V, monolithic, synchronous buck-boost DC/DC converter with a 2.2V to 36V input voltage range. The wide input voltage (V_{IN}) range makes it well-suited to multi-purpose automotive and industrial applications.

Four integrated, low-resistance N-channel MOSFETs minimize the size of external circuitry. These N-channel MOSFETs also allow the converter to regulate the output voltage (V_{OUT}) when V_{IN} is above, below, or equal to V_{OUT} . The flexible topology transitions reduce power loss to maximize efficiency.

In addition, the proprietary constant-on-time (COT) control algorithm ensures seamless transitions between the adjacent operational regions. The MPQ8873 can operate across a wide 200kHz to 1MHz switching frequency range. This allows applications to be optimized for board size, efficiency, and EMI performance. Most of the electrical characteristics can be configured by accessing the related internal registers via the device's I ²C interface.

VCC Regulator

In normal operation, an internal low-dropout (LDO) regulator outputs a nominal 5V VCC supply from PVIN. This supplies power to both control blocks and the four MOSFETs' gate drivers. The VCC regulator has a 60mA current limit to prevent short circuiting the VCC rail. Add a 1µF to 10µF, low-ESR ceramic capacitor to act as the bypass capacitor from VCC to AGND.

The VCC supply cannot maintain a 5V output once PVIN drops below 5V. If PVOUT is sufficient for the VCC power supply (e.g. in boost mode), the reserved 4.55V regulator takes over the VCC supply from PVOUT.

VCC must exceed 2.25V for applications where V_{IN} goes down to 2.2V.

Internal Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) is implemented to avoid the chip (or some blocks) from operating at an insufficient supply voltage. The MPQ8873 incorporates three internal, fixed UVLO comparators to monitor PVIN, VCC, and BST.

There are two PVIN input ranges that can be selected by the 1^2C interface: 4.5V to 36V for normal input mode, and 2.2V to 36V for low input mode. The PVIN/VCC UVLO levels are not identical when there are different input voltage ranges.

The chip is disabled immediately if either the PVIN voltage (V_{IN}) or VCC voltage (V_{CC}) falls below its respective UVLO threshold. The ¹²C interface cannot work if VCC is not valid.

If V_{IN} falls below its UVLO threshold, all switching actions are disabled. Then the COMP voltage is pulled down until V_{IN} exceeds the start-up voltage.

Similarly, if V_{CC} drops below its UVLO threshold, chip stops switching and then the COMP voltage is pulled down until V_{CC} rises up again.

Since V_{CC} is the internal LDO output from PVIN (or PVOUT in some cases), the actual V_{CC} is determined by V_{IN} and the dropout voltage of the VCC regulator. The dropout voltage depends on the load current drawn from VCC. In scenarios with a higher switching frequency or larger FET driving capacity demand, the VCC regulator dropout voltage can rise. This means that V_{CC} can reach its UVLO threshold before the PVIN pin drops below its UVLO threshold.

BST UVLO indicates that there is inadequate driving capacity for the high-side MOSFET (HS-FET). Under this circumstance, the chip stops the HS-FET from switching and pulls down COMP. The bootstrap charger conducts the low-side MOSFETs (LS-FETs) to charge up the BST voltage. The converter restarts with soft start when the BST voltage (V_{BST}) exceeds its UVLO threshold.

On/Off Control and Custom Input Under-Voltage Lockout (UVLO)

When EN is driven above its logic threshold (typically 0.85V), the VCC regulator is activated. Once VCC exceeds the VCC UVLO threshold, it starts to provide power to the internal control circuitry. Then the integrated EN comparator begins working.

If the EN voltage exceeds the comparator's upper threshold (typically 1.55V), the converter is enabled and soft start begins. If EN drops below the comparator's lower threshold, the converter stops switching. The VCC regulator and control circuitry continue working until the EN pin is pulled below its logic threshold (<0.5V). Then the MPQ8873 shuts down and consumes very little input current. The total supply current is reduced to <25µA.

In addition to serving as normal on/off logic control, the integrated EN comparator can set the EN pin to a custom input UVLO threshold by adding an external resistor divider from PVIN to GND (see Figure 2).

Figure 2: Custom Input UVLO Set by EN

The EN voltage is set via the resistor divider ratio from PVIN. When EN reaches 1.55V (the rising UVLO threshold of the integrated EN comparator), the converter starts switching. Meanwhile, an internal 1.3µA pull-up current source is enabled to source current from the EN pin.

To disable the converter when V_{IN} drops, the EN voltage must drop below the UVLO threshold of the EN comparator. This means V_{IN} must fall enough to overcome the hysteresis from the 1.3µA pull-up current, as well as the inherent 150mV hysteresis of the EN comparator. As a result, the actual hysteresis can be set independently without changing the rising UVLO threshold.

In addition to the EN logic, the converter can be turned on/off via the I ²C interface. Set register 01h, bit[7] to 1 to turn the MPQ8873 on; set it to 0 to turn the MPQ8873 off.

Constant-On-Time (COT) Control

The MPQ8873 employs constant-on-time (COT) control to achieve fast load transient response. Figure 3 shows the COT control block diagram.

The operational error amplifier (EA) corrects any error voltage between V_{FB} and V_{REF} . With the help of the EA, the MPQ8873 can provide excellent load regulation across the entire load range, regardless of whether the device operates in forced continuous conduction mode (FCCM) or discontinuous conduction mode (DCM). It also features internal ramp compensation. The adaptive internal ramp is optimized so that the converter is stable across the entire operating voltage range, with proper design of the external components. Figure 4 shows how the switching cycle is generated.

Figure 4: Switching Cycle Generation

The EA corrects the error between V_{FB} and V_{REF} to output a fairly smooth DC voltage (V_{COMP}) . The internal ramp compensation is added to V_{COMP} . The combined V_{COMP} is compared to the inductor current (IL).

When I_L drops below the combined V_{COMP} , the set comparator outputs a SET signal to begin a new switching cycle. The converter's on time is fixed and determined by V_{IN} , V_{OUT} , and the selected switching frequency (f_{SW}) . Once the on interval elapses, the main MOSFET turns off. Then the coupled synchronous rectifier (SR) switch turns on after a dead time to avoid shoot-through.

MPQ8873 – 36V, 3A, 4-SWITCH, SYNC BUCK-BOOST CONVERTER WITH I ²C, AEC-Q100

In FCCM, the SR switch remains on until the next SET signal comes or the reverse current limit is triggered. By repeating this operation, the MPQ8873 regulates V_{OUT} .

Four-Switch Power Converter

Figure 5 shows the topology of the four-switch power converter, which is comprised of four Nchannel MOSFETs. Q1 and Q3 work as the main switches, while Q2 and Q4 act as the SR switches. The switches are properly controlled so that transitions between buck, buck-boost, and boost mode are continuous according to V_{IN} and V_{OUT} .

Figure 5: Four-Switch Power Converter

When stepping down from a higher V_{IN} to a lower V_{OUT} , the converter operates in buck mode (see Figure 6 and Figure 7). Q4 remains on and Q3 remains off for the entire switching cycle. Q1 and Q2 switch alternately, and behave like a typical synchronous buck converter. Q1's on time is fixed, and the off time can be adjusted via the control algorithm. Figure 6 shows buck mode in FCCM.

Figure 7 shows buck mode in DCM.

Figure 7: Buck Mode in DCM

If V_{IN} is close to V_{OUT} , the converter enters buck-boost mode (see Figure 8 and Figure 9). Q1 and Q2 still operate independently like a synchronous buck regulator. Q1's on time is fixed, and its off time can be adjusted by the control algorithm. Q3 switches on synchronously with Q1, and remains on for a constant duty cycle, which can be configured based on the switching frequency. Then Q3 turns off, and Q4 switches on.

When Q1 and Q4 are on at the same time, the voltage across inductor is the voltage difference between V_{IN} and V_{OUT} . This value is so low that I_L is smooth during this period.

Figure 8 shows buck-boost mode in FCCM when V_{IN} exceeds V_{OUT} .

Figure 9 shows buck-boost mode in DCM when V_{IN} exceeds V_{OUT} .

Figure 9: Buck-Boost Mode in Normal DCM (V_{IN} > VOUT)

Figure 10 shows buck-boost mode in FCCM when V_{OUT} exceeds V_{IN} .

Figure 10: Buck-Boost Mode in Normal FCCM (VIN < VOUT)

Figure 11 shows buck-boost mode in FCCM when V_{OUT} exceeds V_{IN} .

Figure 11: Buck-Boost Mode in Normal DCM (V_{IN} < VOUT)

If V_{IN} is below V_{OUT} , the MPQ8873 operates in boost mode (see Figure 12 and Figure 13). Q1 remains on and Q2 remains off for the entire switching cycle. Q3 and Q4 are modulated to switch alternately, behaving like a typical synchronous boost regulator. Q3's on time is fixed, and its off time can be adjusted by the control algorithm.

Figure 12 shows boost mode in FCCM.

Figure 12: Boost Mode in FCCM

Figure 13 shows boost mode in DCM.

The mode-to-mode transition is automatic by comparing the sensed V_{IN} and sensed V_{OUT} . Figure 14 shows the power converter's regions of operation.

Figure 14: Regions of Operation

If V_{IN} is significantly lower than the sensed V_{OUT} , the MPQ8873 works in boost mode. When V_{IN} exceeds $V_{\text{BOOST OUT}}$, the device transitions to buck-boost mode. If V_{IN} reaches V_{BUCH} IN, then buck mode is activated. Alternately, if V_{IN} drops from a higher value to a lower one, the converter operates in buck mode, buck-boost mode, and boost mode successively.

To avoid unexpected, repetitive mode transitions when V_{IN} is close to the critical status between adjacent regions, there is a transition threshold hysteresis.

Bootstrap and Floating Driver

The bootstrap circuitry drives the high-side Nchannel MOSFETs (Q1 and Q4). The external flying capacitors are charged up to maintain a sufficient driving voltage above SW via the internal bootstrap regulators.

At start-up, the bootstrap pre-charge process starts before the converter is ready for normal operation. Both LS-FETs (Q2 and Q3) turn on to force SW1 and SW2 low, allowing the bootstrap regulators to charge the flying capacitors from the VCC supply via the BST1 and BST2 pins, respectively. If the current limit is triggered, the LS-FETs turn off. The LS-FETs may switch several times before building up enough driving voltage across the flying capacitors. Then soft start begins.

If the converter is operating in buck-boost mode, the flying BST capacitor can be charged while the corresponding LS-FET is conducted.

However, in buck mode and boost mode, one HS-FET remains on, and its relevant LS-FET remains off for the entire switching cycle. Under this condition, the BST capacitors can charge each other through the internal charge regulator.

Error Amplifier

The MPQ8873 integrates a high-performance operational amplifier to implement control loop compensation for stable V_{OUT} regulation (see Figure 15).

Figure 15 shows the typical Type II compensation network that is fully integrated into the MPQ8873. Component values can be configured via the I ²C interface. Neither an external V_{OUT} sensing resistor divider or compensation network components are required.

To optimize the converter's transient response, a Type III compensation network is also available. The Type III compensation network is comprised of the internal, existing Type II compensation network, plus an external RC compensation network tied between the PVOUT and VFB pins (see Figure 15). If a Type III compensation network or an external output voltage sensing resistor divider is required, set register 0Dh, bit[1] to 1.

Oscillator and Synchronization Input/Output

The MPQ8873 converter's switching frequency can be configured to be between 200kHz and 1MHz via the I ²C interface. The COT control algorithm determines the on time based on V_{IN} . V_{OUT}, and the operating switching frequency.

For EMI-sensitive applications, the switching clock can be synchronized to an external clock signal applied to the SYNC pin if synchronization input mode is enabled. The synchronization clock frequency ranges between 250kHz and 1MHz, and must be 20% greater than the configured frequency set in the one-time programmable (OTP) memory. The square-wave amplitude should have a peak above 1.4V and a valley below 0.5V. The width of the synchronization pulse should be >200ns.

The MPQ8873 can operate in the designated switching frequency (via the I ²C interface or external clock signal) in CCM or FCCM. Once the converter enters DCM, the switching frequency is self-adjusting based on the control algorithm.

The SYNC pin can also be configured to synchronized output mode. The MPQ8873 can output the internal clock with a 0° or 180° phase shift. For example, for a two-device system sharing a common input power supply, one MPQ8873 can output its clock signal with a 180° phase shift to synchronize to the other device's switching clock.

As a result, both devices can operate in the same frequency, but with a 180° phase difference to reduce the total input voltage/current ripple.

MPQ8873 – 36V, 3A, 4-SWITCH, SYNC BUCK-BOOST CONVERTER WITH I ²C, AEC-Q100

This allows a lower-value input bypass capacitor to be used. The output synchronization clock's duty cycle is constant at 50%.

Frequency Spread Spectrum (FSS)

To further optimize EMI performance, the MPQ8873 features frequency spread spectrum (FSS) (see Figure 16).

Figure 16: Frequency Spread Spectrum

The reference frequency, as well as the FSS modulation range and cycle, are all set via the I ²C interface. Once FSS is enabled, triangular frequency modulation varies the switching frequency between the same ratio, which is both higher and lower than the reference value. During a full modulation cycle, the switching frequency varies from the lowest to the highest value, then drops back to the lowest value.

If an external clock signal is applied to the SYNC pin in synchronized input mode, the FSS mechanism is invalid. Therefore, FSS is unavailable in synchronization input mode.

Discontinuous Conduction Mode (DCM) and Forced Continuous Conduction Mode (FCCM) under Light Loads

In normal operation, the converter works in forced continuous conduction mode (FCCM) under heavier loads. I_L never drops to 0A during the switching cycle. f_{SW} is fairly constant, and can be configured via the I²C interface.

When the load current drops or there is no load, the converter experiences a light-load or noload condition. The MPQ8873 can operate in discontinuous conduction mode (DCM) or FCCM under light-load conditions.

DCM is applied to optimize efficiency under light-load or no-load conditions. While the synchronous rectifier (SR) turns on, the inductor current falls linearly. When the load current continues to decrease, the I_L valley reaches 0A. If DCM is employed, the active SR switch stops switching once I_L reaches 0A (see Figure 17).

This means that I_L cannot drop to the negative

value, and the output capacitor cannot be discharged further.

Figure 17: DCM under Light-Load Conditions

Based on the COT control algorithm, IL stops falling, but the combined V_{COMP} can rise up continually with the ramp compensation. When the combined V_{COMP} reaches I_L , a SET signal initiates a new switching cycle. In DCM, f_{SW} is self-adjusting and does not follow the switching frequency setting until the converter resumes FCCM with load increments.

When FCCM is enabled, I_1 can drop to the negative value as long as the reverse current limit is not triggered (see Figure 18). The converter acts as it would with a heavy load, and can maintain f_{SW} to regulate V_{OUT} , regardless of the output current. FCCM results in a smaller output ripple, but has lower efficiency under light-load conditions.

Figure 18: FCCM under Light-Load Conditions

Soft Start

Once PVIN, VCC, and EN are all enabled, the converter begins switching, and the internal soft start is implemented.

The MPQ8873's built-in soft start (SS) ramps up the internal reference voltage (V_{REF}) from 0V to the expected value with a controlled slew rate. This slew rate can be configured via the I^2C interface. V_{OUT} can ramp up slowly to prevent the converter's V_{OUT} from overshooting during start-up.

Dynamic Output Voltage Adjustment

If the MPQ8873 operates in its normal input range (4.5V to 36V), V_{REF} can be adjusted from 0.5V to 2.0V with a 10mV resolution. The converter features dynamic V_{OUT} adjustments by changing V_{REF} from the current value to the set value. V_{REF} falls and rises in 10mV steps (see Figure 19 and Figure 20).

By controlling the time between steps using the I²C interface, the reference voltage variation slew rate can be adjusted. A longer time between steps results in a slower slew rate. Conversely, the slew rate increases by using a shorter time between steps. Figure 19 shows how V_{REF} is adjusted while it increases.

Figure 19: VREF Adjustment (VREF Increasing)

Figure 20 shows how VREF is adjusted while it decreases.

Figure 20: VREF Adjustment (VREF Decreasing)

 V_{OUT} regulation is implemented by the converter control loop. The V_{OUT} adjustment, like the V_{REF} alteration, is dependent on the control loop stability. A slower slew rate helps achieve a smooth, monotonic V_{OUT} adjustment.

Power Good (PG) Indicator

The PG pin is connected to the open drain of an internal MOSFET. PG should be connected to a voltage source through an external pull-up resistor to act as the power good (PG) indicator. The PG pin is pulled down to ground during soft start, or if V_{OUT} is not within the allowable window. When V_{OUT} is in regulation, the PG MOSFET turns off, and the PG pin can be pulled high to indicate a good output status. There is a delay time of about 30µs if the PG status flip flops.

The PG threshold and hysteresis can be configured via the I ²C interface.

Input Over-Voltage Protection (OVP)

If input over-voltage protection (OVP) is required, the chip can provide an input OVP threshold at 11V, 22V, or 33V. Once V_{IN} exceeds this threshold, the converter stops switching immediately and sets the input overvoltage (OV) fault flag. Once V_{IN} returns to within the normal range, the MPQ8873 automatically resumes normal operation.

The user can enable input OVP and select the threshold/recovery hysteresis via the I ²C interface.

Output Over-Voltage Protection (OVP)

The MPQ8873 monitors V_{OUT} with the PVOUT pin. The VFB pin is connected to the tap of the internal output feedback resistor divider. If V_{OUT} exceeds the output OVP threshold, the converter stops switching immediately and an output OV fault is recorded.

There are two types of the optional output OVP modes: recoverable mode and latch-off mode.

The output OVP mode, threshold, and recovery hysteresis can be selected via the I²C interface.

Over-Current Protection (OCP)

The MPQ8873 provides a peak/valley current limit scheme designed to limit the peak/valley I^L to ensure that the switching currents remain within the device capabilities during overload conditions or during an output short circuit.

When the main power switch turns on, the chip monitors the increased I_L through the relevant operating main power switch. Once the peak I_L exceeds the peak current limit threshold, the relevant operating main power switch turns off immediately, and the relevant operating SR switch turns on to conduct and decrease I_L . The operating main power switch does not turn on again until I_L falls below the valley current limit threshold. This peak/valley current limit scheme ensures that I_l decreases sufficiently when the relevant operating main power switch is off. As a result, the average I_L is limited to a safe range.

If the internal EA's output level triggers the high clamp limit consecutively in a settled cycle, an over-current (OC) fault is recorded and overcurrent protection (OCP) is activated. There are

MPQ8873 – 36V, 3A, 4-SWITCH, SYNC BUCK-BOOST CONVERTER WITH I ²C, AEC-Q100

three optional OCP schemes: recoverable, latch-off, and no-response mode. The OC fault counter is screened during soft start.

When the SR switch is conducting, I_L drops. In some conditions (e.g. FCCM under light loads), the converter can actively conduct current away from the output. When I_L falls below 0A, a reverse inductor current occurs. To prevent damage to the part due to excessive reverse current, the MPQ8873 monitors the current entering the relevant operating SR switch from the output. If this current exceeds the reverse current limit threshold, the relevant operating SR switch turns off and the relevant operating main switch conducts to reduce the reverse current.

The OCP mode, peak/valley current limit threshold, and reverse current limit threshold can all be selected via the I ²C interface.

Under-Voltage Protection (UVP) and Short-Circuit Protection (SCP)

A short circuit is the worst overload condition. In addition to OCP, the MPQ8873 provides shortcircuit protection (SCP) in the event of a hard output short. SCP is triggered if V_{OUT} falls below the under-voltage (UV) threshold for a set period. Then an output UV fault is triggered, and the converter stops immediately. There are three optional output SCP/UVP modes: recoverable, latch-off, and no response mode. Output UV detection does not work during soft start.

The output UVP mode, threshold, and detection time can all be selected via the I ²C interface.

Thermal Shutdown

Thermal shutdown is implemented to prevent the MPQ8873 from operating at exceedingly high temperatures. When the silicon die temperature exceeds the thermal shutdown threshold, an over-temperature (OT) fault is triggered and the whole chip shuts down. Thermal shutdown is auto-recoverable. Once the die temperature drops below its upper threshold, the chip starts up again and resumes normal operation.

The thermal shutdown threshold and recovery hysteresis can selected via the I ²C interface. In addition, the MPQ8873 provides instantaneous

die temperature information by reading the relevant register.

Fault Response

Once a fault status is confirmed, the converter turns off the main switches (Q1 and Q3) immediately after the minimum on time ends. The SR switches (Q2 and Q4) conduct I_L until it reaches 0A, regardless of whether the device is in DCM or FCCM. Finally, all four switches stop.

After a fault occurs, the converter operates based on the corresponding fault mode setting. There are three operating schemes: recoverable, latch-off, and no response mode.

In recoverable mode, the chip attempts to restart the converter. After the converter completely shuts down, a fault recovery timer starts. After a configurable delay time, the converter attempts to soft start automatically. If the fault condition is not removed, the converter reinitiates the fault protection and repeats the auto-recovery process in hiccup mode. If the fault condition is removed once soft start ends and the converter operates normally for a consecutive 30μs, then the fault status resets.

Latch-off mode stops the converter until power is recycled on the input supply or EN.

For OCP and UVP, no response mode can be selected. In this mode, the converter maintains switching in the peak/valley current limit unless thermal shutdown is triggered.

One-Time Programmable (OTP) Memory

The MPQ8873 provides a one-time programmable (OTP) memory for setting the custom default parameters.

MPS provides a GUI and I²C tool to configure the MPQ8873 during the development process. To configure in applications, contact an MPS FAE.

There are three OTP pages, each of which can be written once. The OTPCNT bit records the remaining OTP pages.

I ²C INTERFACE

I ²C Serial Interface Description

The I ²C bus is a two-wire, bidirectional serial interface, consisting of a serial data line (SDA) and a serial clock line (SCL). The lines are externally pulled to a bus voltage when they are idle.

When connected to the line, a master device generates the SCL signal and device address, then arranges the communication sequence. The MPQ8873 works as a slave-only device, which supports up to 400kbs of bidirectional data transfer in fast mode. This adds flexibility to the power supply solution. The output voltage, transition slew rate, and other converter parameters can be instantaneously controlled via the I²C interface.

The I²C interface uses VCC as its power source. If VCC cannot exceed its UVLO threshold, the SDA and SCL lines go to a highimpendence status and the I²C interface stops working.

Data Validity

One clock pulse is generated for each data bit transferred. The data on the SDA line must be stable during the high period of the clock. The high or low state of the SDA line can only change when the clock signal on the SCL line is low (see Figure 21).

Figure 21: Bit Transfer on the I²C Bus

Start and Stop Conditions

The start (S) and stop (P) commands are signaled by the master device, which signifies the beginning and the end of the I²C transfer. A start command is defined as the SDA signal transitioning from high to low while the SCL line is high. A stop command is defined as the SDA signal transitioning from low to high while the SCL line is high (see Figure 22).

Start and stop commands are always generated by the master. The bus is considered busy after

the start command. The bus is considered free again after a delay following a stop command. The bus stays busy if a repeated start (Sr) command is generated instead of a stop command. The start and repeated start commands are functionally identical.

Figure 22: Start and Stop Conditions

Transfer Data

Every byte put on the SDA line must be 8 bits long. Each byte must be followed by an acknowledge (ACK) bit. The acknowledgerelated clock pulse is generated by the master. The transmitter releases the SDA line (high) during the acknowledge clock pulse. The receiver must pull down the SDA line during the acknowledge clock pulse, so that it remains stable (low) during the high period of the clock pulse.

Figure 23 shows the data transfer format. After the start command, a slave address is sent. This address is 7 bits long, followed by an 8th data direction bit (R/W). A 0 indicates a write transmission, and a 1 indicates a read or a request for data. A data transfer is always terminated by a stop command generated by the master. However, if a master must communicate on the bus, it can generate a repeated start command and address another slave without first generating a stop command.

Figure 23: Complete Data Transfer

Write Sequence

A write sequence for the MPQ8873 requires a start command, a valid slave address, a register index byte, and a corresponding data byte for a single data update.

MPQ8873 – 36V, 3A, 4-SWITCH, SYNC BUCK-BOOST CONVERTER WITH I ²C, AEC-Q100

After receiving each byte, the MPQ8873 acknowledges this transfer by pulling the SDA line low during the high period of a single clock pulse. A valid I²C address selects the MPQ8873. The MPQ8873 then performs an update on the falling edge of the LSB byte.

Read Sequence

The typical MPQ8873 read sequence is 4 bytes long. It begins with a start command from the master, then a valid slave address followed by a register index byte. The read sequence differs from the write sequence in that a master's start command comes again. The bus direction then turns around with the rebroadcast of the slave address, with bit 1 indicating a read cycle. The

following 4th byte contains the data being returned by the MPQ8873. That byte value in the data byte reflects the value of the register index that was queried before.

Chip Address

The MPQ8873 supports 16 different addresses from 00h to 0Fh, which can be preset in register 08h via the I²C bus.

When the master sends the address as an 8-bit value, the 7-bit address should be followed by a 0 or 1 to indicate a write or read operation, respectively. Figure 24 shows a write sequence, and Figure 25 shows a read sequence.

Note:

9) A dark gray outline is used during cycles in which the MPQ8873 owns or drives the SDA line. The master device drives all other cycles.

REGISTER MAP

Notes:

10) Initial factory defaults. The default value can be redefined if the OTP function is available.

11) This bit is not defined and reserved for future use. The reserved bits always read as 0. For compatibility with future devices, reserved bits should be written to "0" if accessed.

REGISTER DESCRIPTIONS

Figure 26 shows the MPQ8873 control loop compensation network. Use Figure 26 to set values for register 06h and 07h.

Figure 26: Control Loop Compensation Network

Figure 27 shows MPQ8873 regions of operation. Use Figure 27 to set the values for register 09h.

Figure 27: Regions of Operation

APPLICATION INFORMATION

Figure 28 shows the typical application circuit for the MPQ8873.

Figure 28: Typical Application Circuit

MPQ8873 Rev. 1.0 www.MonolithicPower.com **56**
3/15/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved.

VIN Under-Voltage Lockout (UVLO) Setting (EN, Pin 1)

Enabled by External Logic High/Low Signal

EN is a digital control pin that turns the regulator on and off. Drive EN above its 0.85V logic threshold to activate the VCC regulator. Once VCC exceeds its under-voltage lockout (UVLO) threshold, VCC begins powering the internal control circuitry, and the integrated EN comparator works. Drive EN above its upper system threshold (1.55V) to enable the converter and initiate soft start. If EN is pulled below the lower system threshold (1.4V), the converter stops switching. The VCC regulator and control circuitry continue working until EN is pulled below its logic threshold (<0.5V).

Since EN has a 1MΩ pull-down resistor, float EN to shut down the chip. EN can be connected to a high-voltage bus (e.g. the PVIN pin) through a pull-up resistor. EN's maximum sink current is about 400μA, and it is recommended to use a 100kΩ pull-up resistor.

Configurable VIN UVLO Threshold

The MPQ8873 has an internal, fixed UVLO threshold. In the normal input range, the rising threshold is about 3.6V, while the falling threshold is about 3.35V. For applications that require a higher UVLO point, place an external resistor divider between the PVIN and EN pins to raise the equivalent UVLO threshold (see Figure 29).

Figure 29: Adjustable UVLO Using EN Divider

The UVLO rising and falling thresholds can be calculated with Equation (12) and Equation (13), respectively:

$$
V_{IN_R} = \left(1 + \frac{R_1}{R_2 \parallel 1 M \Omega}\right) \times V_{EN_R}
$$
 (12)

$$
V_{IN_{-}F} = \left(1 + \frac{R_1}{R_2 \parallel 1 M \Omega}\right) \times V_{EN_{-}F} - 1.3 \mu A \times R_1(13)
$$

Where $V_{EN R} = 1.55V$, and $V_{EN F} = 1.4V$.

Synchronization Input/Output (SYNC, Pin 2)

The SYNC pin can be configured to synchronized input mode, synchronized output mode, or no response mode by Reg03h, bits[7:6]. If the SYNC pin is not used, float SYNC or pull it down to GND via a resistor (e.g. 100kΩ).

If synchronized input mode is enabled, the synchronization clock frequency ranges between 250kHz and 1MHz, and it must be 20% greater than the configured frequency set in the OTP register. The square-wave amplitude should have a peak above 1.4V, and a valley below 0.5V. The width of the synchronization pulse should exceed 200ns.

If synchronized output mode is enabled, the MPQ8873 can output the internal clock with a 0° or 180° phase shift. The output synchronization clock's duty cycle is constant at 50%.

Selecting the Input Capacitors (PVIN, Pins 6, 7, 8, 27, and 34)

The converter has a discontinuous input current when it operates in buck and buck-boost mode, and requires a capacitor to supply AC current to the converter while maintaining the DC input voltage. For the best performance, use low-ESR capacitors. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients.

It is strongly recommended to use another, lower-value capacitor (e.g. 0.1µF) with a small package size (0603) to absorb high-frequency switching noise. Place the small-sized capacitor as close to PVIN and GND as possible. Place two bypass capacitors on pins 6, 8, and 27.

Since C_{IN} absorbs the input switching current, it requires an adequate ripple current rating.

Downloaded From **[Oneyac.com](https://www.oneyac.com)**

The RMS current in the input capacitor for buck mode and buck-boost mode can be estimated with Equation (14) and Equation (15). respectively:

$$
I_{\text{CIN_BUCK}} = I_{\text{LOAD}} \times \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})}
$$
(14)

$$
I_{\text{CINRMS_BUCK-BOOST}} = I_{\text{LOAD}} \times \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}}} \times (\frac{1}{1 - D_{\text{Q3}}} - \frac{V_{\text{OUT}}}{V_{\text{IN}}})}
$$
(15)

Where D_{Q3} is the Q3 switch duty cycle. D_{Q3} is a fixed value set via register 08h.

The maximum RMS current for buck mode and buck-boost mode can be calculated with Equation (16) and Equation (17), respectively:

$$
I_{\text{CINRMS_BUCH_MAX}} = \frac{I_{\text{LOAD}}}{2} \tag{16}
$$

$$
I_{\text{CINRMS_BUCH-BOOST}_\text{MAX}} = \frac{I_{\text{LOAD}}}{2 \times \sqrt{1 - D_{\text{Q3}}}} \qquad (17)
$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality ceramic capacitor (e.g. 0.1μF) as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by the capacitance for buck mode and buck-boost mode can be estimated with Equation (18) and (19), respectively:

$$
\Delta V_{IN_BUCK} = \frac{I_{LOAD}}{f_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})
$$
 (18)

$$
\Delta V_{\text{IN_BUCK_BOOST}} = \frac{I_{\text{LOAD}}}{f_{\text{SW}} \times C_{\text{IN}}} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times (1 - D_{\text{Q3}})\right) (19)
$$

Selecting the Output Capacitors (PVOUT, Pins 20, 21, and 22)

The converter also has a discontinuous output current in boost and buck-boost mode, and requires a capacitor to supply AC current to the load while maintaining the DC output voltage. Use ceramic, tantalum, or low-ESR electrolytic capacitors. The output capacitor's

characteristics also affect regulatory control system's stability.

For the best results, use low-ESR capacitors to keep the output voltage ripple low. It is strongly recommended to use other, lower-value capacitors (e.g. 0.1µF) with a small package size (0603) to absorb high-frequency switching noise. Place the small capacitors as close to the PVOUT and GND pins as possible.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency and causes the majority of the output voltage ripple. For simplification, the output voltage ripple for boost mode and buck-boost mode can be estimated with Equation (20) and Equation (21), respectively:

$$
\Delta V_{\text{OUT_Boost}} = I_{\text{LOAD}} \times \frac{1 - \frac{V_{\text{IN}}}{V_{\text{OUT}}}}{f_{\text{SW}} \times C_{\text{OUT}}}
$$
(20)

$$
\Delta V_{\text{OUT_BUCH-BOOST}} = I_{\text{LOAD}} \times \frac{D_{\text{Q3}}}{f_{\text{SW}} \times C_{\text{OUT}}}
$$
 (21)

Where D_{Q3} is the Q3 switch duty cycle. D_{Q3} is a fixed value set in register 08h.

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. The output ripple for boost mode and buck-boost mode can be estimated with Equation (22) and Equation (23), respectively:

$$
\Delta V_{\text{OUT_BOOST}} = I_{\text{LOAD}} \times \left(\frac{1 - \frac{V_{\text{IN}}}{V_{\text{OUT}}}}{f_{\text{SW}} \times C_{\text{OUT}}} + \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times R_{\text{ESR}}\right) (22)
$$

$$
\Delta V_{\text{OUT_BUK-BOOST}}=I_{\text{LOAD}}\times\big(\frac{D_{\text{Q3}}}{f_{\text{SW}}\times C_{\text{OUT}}}+\frac{1}{1-D_{\text{Q3}}}\times R_{\text{ESR}}\big)\left(23\right)
$$

Since C_{OUT} absorbs the output switching current, it requires an adequate ripple current rating. The RMS current in the output capacitor for boost mode and buck-boost mode can be estimated with Equation (24) and Equation (25), respectively:

$$
I_{\text{COUTRMS_BOOST}} = I_{\text{LOAD}} \times \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}}}} - 1
$$
 (24)

$$
I_{\text{COUTRMS_BUCK-BOOST}} = I_{\text{LOAD}} \times \sqrt{\frac{D_{\text{Q3}}}{1 - D_{\text{Q3}}}}
$$
 (25)

3/15/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2021 MPS. All Rights Reserved.

Selecting the Inductor (SW1, Pins 9, 28, 29, and 30; SW2, Pins 16, 25, 31, and 32)

Connect an inductor between SW1 and SW2. A 1µH to 10µH inductor with a DC current rating at least 25% greater than the maximum inductor current is recommended for most applications. For higher efficiency, choose an inductor with a lower DC resistance. A largervalue inductor results in less ripple current and a lower output ripple voltage. However, largervalue inductors also have a larger physical size, higher series resistance, and lower saturation current.

A good rule to determine the inductor value is to allow the inductor ripple current to be approximately 30% of the maximum average inductor current. The inductance values for buck and boost mode can be calculated with Equation (26) and Equation (27), respectively:

$$
L_{\text{Buck}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times \Delta I_{\text{L}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})
$$
(26)

$$
L_{\text{BOOST}} = \frac{V_{\text{IN}} \times (V_{\text{OUT}} - V_{\text{IN}})}{V_{\text{OUT}} \times f_{\text{SW}} \times \Delta I_{\text{L}}}
$$
(27)

The inductance value for buck-boost mode when $V_{IN} \geq V_{OUT}$ can be calculated with Equation (28):

$$
L_{\text{Buck-BOOST},V_{IN}\geq V_{OUT}}=\frac{V_{OUT}}{f_{SW}\times \Delta I_L}\times (1-t_1\times f_{SW})\ (28)
$$

The inductance value for buck-boost mode when $V_{IN} < V_{OUT}$ can be calculated with Equation (29):

$$
L_{\text{BUCH-BOOST},V_{IN}
$$

Where ∆I_L is the peak-to-peak inductor ripple current, t_1 is the MOSFET Q1 turn-on time, and $t₃$ is the MOSFET Q3 turn-on time.

Choose the largest calculated result from the above equations to use as the inductance value.

The MPQ8873's internal peak current limit should be considered when selecting the inductor. The inductor's saturation current (I_{SAT}) minimum value should exceed the peak current limit, so that the inductor is never saturated.

Floating Driver and Bootstrap Charging (BST1, Pin 10; BST2, Pin 15)

The BST1 and BST2 capacitors (C3 and C4) range between 0.1µF and 1μF. A 0.1µF ceramic capacitor with a 0603 package size is recommended for most applications.

Place a resistor in series with the BST capacitor to reduce the SW rising rate and voltage spikes. This enhances EMI performance and reduces voltage stress at a high V_{IN} . Greater resistance is better for switching spike reduction but compromises efficiency. A tradeoff should be made between EMI and efficiency.

I ²C Interface (SDA, Pin 11; SCL, Pin 12)

The MPQ8873 works as a slave-only device, which supports up to 400kbs of bidirectional data transfer in fast mode, adding flexibility to the power supply solution. Refer to the I^2C Interface section on page 40 for details.

If the I²C interface is not used, it is recommended to connect these pins to the VCC pin through a resistor (e.g. 100kΩ).

Internal VCC (VCC, Pin 14)

The VCC capacitor (C5) should be between 1μF and 10μF. A 2.2µF or 4.7µF ceramic capacitor is typically recommended.

Most of the internal circuitry is powered by the internal 5V VCC regulator. This regulator uses V_{IN} as its input and operates across the full V_{IN} range. When V_{IN} exceeds 5V, VCC is in full regulation and supplied by V_{IN} . When V_{IN} is below 5V, but V_{OUT} exceeds 5V, VCC is supplied by V_{OUT} , and regulates to about 4.85V. When both V_{IN} and V_{OUT} are below 5V, the VCC output drops.

Setting the Output Voltage

The MPQ8873 does not require an external resistor divider to set V_{OUT} . OTP registers 00h and 01h set V_{OUT} (see the Register Descriptions section on page 43).

Write the EA reference voltage in register 00h, REF[7:0]. The V_{OUT} divider ratio is configured by register 01h, bits FBDR[2:0]. V_{OUT} can be calculated with Equation (30):

$$
V_{\text{OUT}} = \frac{\text{REF}[7:0] \times 10 \text{mV}}{\text{FBDR}[2:0]}
$$
 (30)

For example, if REF[7:0] is set to 73h and FBDR[2:0] is set to 04h, then $V_{\text{OUT}} = 115$ x $10mV / (1/10) = 11.5V$.

Setting the Feedback (VFB, Pin 23)

The VFB pin is disconnected from the internal circuit by default. Float VFB if it is not used.

VFB optimizes the converter's transient response. Set register 0Dh, bit[1] to 1, then connect VFB to the tap of the internal FB resistor divider.

A Type III compensation network is comprised of the internal existing Type II compensation network and an external RC compensation network tied between the PVOUT and VFB pins (see Figure 30 on page 60). The external RC network value is based on the detailed application and internal Type II compensation set-up.

Figure 30: Control Loop Compensation Network

Even if VFB is enabled and connected to the internal EA, V_{OUT} can only be set by changing the I²C register, and cannot be set by adding an external resistor divider to the VFB pin. This is because the V_{OUT} / V_{FB} divider ratio changes after adding an external resistor divider. The MPQ8873's converter mode transition, power good (PG), over-voltage protection (OVP), and under-voltage protection (UVP) functions are related to the FB divider ratio. If the ratio is changed externally, the MPQ8873 cannot operate normally.

Power Good Indicator (PG, Pin 24)

The R_{PG} resistance (R2) value is recommended to be about 100kΩ.

The PG pin is connected to the open drain of an internal MOSFET. It should also be connected to a voltage source through an external pull-up resistor for power good indication. The PG pin is pulled down to ground during soft start, or if V_{OUT} is not within the allowable window. The PG threshold and hysteresis can be programmed via the I²C interface.

Float PG if it is not used.

GND Connection (PGND1, Pins 3, 4, and 5; AGND, Pin 13; PGND2, Pins 17, 18, 19, 26, and 33)

See the PCB Layout Guidelines section on page 61 for more details.

MPQ8873 – 36V, 3A, 4-SWITCH, SYNC BUCK-BOOST CONVERTER WITH I ²C, AEC-Q100

PCB Layout Guidelines (12)

Efficient PCB layout (especially input capacitor placement) is critical for stable operation. A 4 layer layout is strongly recommended to improve thermal performance. For the best results, refer to Figure 31 and follow the guidelines below:

- 1. Place symmetric input/output capacitors and as close as possible to the PVIN and GND pins.
- 2. Use a large ground plane to connect directly to PGND. If the bottom layer is a ground plane, add vias near PGND.
- 3. Ensure that the high-current paths (e.g. GND and PVIN/PVOUT) have short, direct, and wide traces.
- 4. Place the ceramic input capacitor especially the small package size (0603) input/output bypass capacitor — as close to the PVIN/PVOUT and PGND pins as possible to minimize high-frequency noise.
- 5. Keep the connection between the input/output capacitor and PVIN/PVOUT as short and wide as possible.
- 6. Place bypass capacitors close to pins 6 and 8 (PVIN), pin 27 (PVIN), and all PVOUT pins.
- 7. Place the VCC capacitor as close to the VCC and GND pins as possible.
- 8. Route SW and BST away from sensitive analog areas, such as FB.
- 9. Place the feedback resistors (if required) close to the chip to ensure that the trace connected to the FB pin is as short as possible.
- 10. Use multiple vias to connect the power planes to internal layers.

Note:

12) The recommended PCB layout is based on Figure 32 on page 62.

Top Layer

Mid-Layer 1

Mid-Layer 2

Bottom Layer Figure 31: Recommended PCB Layout

TYPICAL APPLICATION CIRCUITS

Figure 33: VOUT = 11.5V, fSW = 450kHz with External Forward RC Compensation

TYPICAL APPLICATION CIRCUITS *(continued)*

Figure 34: VOUT = 11.5V, fSW = 450kHz, with EMI Filters

QFN-34 (4mmx5mm) Wettable Flank

PACKAGE INFORMATION

TOP VIEW

NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS. 2) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX. 3) JEDEC REFERENCE IS MO-220. 4) DRAWING IS NOT TO SCALE.

CARRIER INFORMATION

REVISION HISTORY

Notice: The information in this document is subject to change without notice. Users should warrant and guarantee that thirdparty Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

单击下面可查看定价,库存,交付和生命周期等信息

[>>MPS\(芯源系统\)](https://www.oneyac.com/brand/982.html)