

**Applications Note: SY5800A Single Stage Flyback And PFC Controller With Primary Side Control For LED Lighting**   *Preliminary Specification* 

**General Description** 

The SY5800A is a single stage Flyback and PFC controller targeting at LED lighting applications. It is a primary side controller without applying any secondary feedback circuit for low cost, and drives the Flyback converter in the quasi-resonant mode to achieve higher efficiency. It keeps the Flyback converter in constant on time operation to achieve high power factor.

### **Ordering Information**



Temperature Range: -40°C to 125°C



### **Features**

- Primary side control eliminates the opto-coupler.
- Valley turn-on of the primary MOSFET to achieve low switching losses

- 0.3V primary current sense reference voltage leads to a lower sense resistance thus a lower conduction loss.
- Internal high current MOSFET driver: 1A sourcing and 2A sinking
- Low start up current: 15uA typical
- Reliable short LED and Open LED protection
- Power factor  $>0.90$  with single-stage conversion.
- Compact package: MSOP10 and SO8

### **Applications**

- LED lighting
- Down light
- Tube lamp
- PAR lamp
- Bulb



**Figure 1. Schematic Diagram MSOP10**







### **Pinout** (top view)



**Top Mark: AFD***xyz* **for SY5800AFBC(**device code: AFD, *x=year code, y=week code, z= lot number code***) AFB***xyz* **for SY5800AFAC(**device code: AFB, *x=year code, y=week code, z= lot number code***)**





# **Absolute Maximum Ratings (Note 1)**



# Recommended Operating Conditions (Note 3)







### **Electrical Characteristics**

( $V_{\text{IN}}$  = 12V (Note 3),  $T_A$  = 25°C unless otherwise specified)



Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Note 2**:  $\Theta_{JA}$  is measured in the natural convection at  $T_A = 25^{\circ}\text{C}$  on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2" x 2" FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

**Note 3**: Increase VIN pin voltage gradually higher than  $V_{\text{VIN,ON}}$  voltage then turn down to 12V.



# **Operation**

SY5800A is a constant current Flyback controller with primary side control and PFC function that targets at LED lighting applications.

The Device provides primary side control to eliminate the opto-couplers or the secondary feedback circuits, which would cut down the cost of the system.

High power factor is achieved by constant on operation mode, with which the control scheme and the circuit structure are both simple.

In order to reduce the switching losses and improve EMI performance, Quasi-Resonant switching mode is applied, which means to turn on the power MOSFET at voltage valley; the start up current of SY5800A is rather small (15uA typically) to reduce the standby power loss further; the maximum switching frequency is clamped to 120kHz to reduce switching losses and improve EMI performance when the converter is operated at light load condition.

SY5800A provides reliable protections such as Short Circuit Protection (SCP), Open LED Protection (OLP), Over Temperature Protection (OTP), etc.

SY5800A is available with SO8 and MSOP10 package.

### **Applications Information**

#### **Start up**

After AC supply or DC BUS is powered on, the capacitor  $C_{VIN}$  across VIN and GND pin is charged up by BUS voltage through a start up resistor  $R_{ST}$ . Once  $V_{VIN}$  rises up to  $V_{VIN-ON}$ , the internal blocks start to work.  $V_{VIN}$  will be pulled down by internal consumption of IC until the auxiliary winding of Flyback transformer could supply enough energy to maintain  $V_{\text{VIN}}$  above  $V_{\text{VIN-OFF}}$ .

The whole start up procedure is divided into two sections shown in Fig.4.  $t_{STC}$  is the C<sub>VIN</sub> charged up section, and  $t_{STO}$  is the output voltage built-up section. The start up time t<sub>ST</sub> composes of t<sub>STC</sub> and t<sub>STO</sub>, and usually t<sub>STO</sub> is much smaller than  $t_{STC}$ .



The start up resistor  $R_{ST}$  and  $C_{VN}$  are designed by rules below:

(a) Preset start-up resistor  $\hat{R}_{ST}$ , make sure that the current through  $R_{ST}$  is larger than  $I_{ST}$  and smaller than  $I_{VIN}$  ovp



**(b)** Select  $C_{VIN}$  to obtain an ideal start up time t<sub>ST</sub> and ensure the output voltage is built up at one time.

$$
C_{\text{VIN}} = \frac{(\frac{V_{\text{BUS}}}{R_{\text{ST}}} - I_{\text{ST}}) \times t_{\text{ST}}}{V_{\text{VN\_ON}}} (2)
$$

(d) If the  $C_{VIN}$  is not big enough to build up the output voltage at one time. Increase  $C_{VIN}$  and decrease  $R_{ST}$ , go back to step (a) and redo such design flow until the ideal start up procedure is obtained.

#### **Internal pre-charge design for quick start up**

After  $V_{VIN}$  exceeds  $V_{VIN,ON}$ ,  $V_{COMP}$  is pre-charged by an internal current source. The PWM block won't start to output PWM signals until  $V_{COMP}$  is over the initial voltage  $V_{\text{COMP IC}}$ , which can be programmed by  $R_{\text{COMP}}$ . Such design is meant to reduce the start up time shown in Fig.5.

The voltage pre-charged  $V_{\text{COMP IC}}$  in start-up procedure can be programmed by  $R_{\text{COMP}}$ 

$$
V_{COMP\_IC} = 600 \text{mV} - 300 \mu \text{A} \times R_{COMP} (3)
$$





Where  $V_{COMP-IC}$  is the pre-charged voltage of COMP pin.

Generally, a big capacitance of  $C_{COMP}$  is necessary to achieve high power factor and stabilize the system loop (1µF~2µF recommended); The voltage pre-charged in start-up procedure can be programmed by  $R_{COMP}$ ; On the other hand, larger R<sub>COMP</sub> can provide larger phase margin for the control loop; A small ceramic capacitor is added to suppress high frequency interruption (10pF~100pF is recommended if necessary)

#### **Shut down**

After AC supply or DC BUS is powered off, the energy stored in the BUS capacitor will be discharged. When the auxiliary winding of Flyback transformer can not supply enough energy to VIN pin,  $V_{\text{VIN}}$  will drop down. Once  $V_{VIN}$  is below  $V_{VIN\text{-}OFF}$ , the IC will stop working and V<sub>COMP</sub> will be discharged to zero.

#### **Primary-side constant-current control**

Primary side control is applied to eliminate secondary feedback circuit or opto-coupler, which reduces the circuit cost. The switching waveforms are shown in Fig.6.

The output current  $I_{\text{OUT}}$  can be represented by,

$$
I_{\text{OUT}} = \frac{I_{\text{SP}}}{2} \times \frac{t_{\text{DIS}}}{t_{\text{S}}} \bigotimes
$$

Where  $I_{\text{S}}$  is the peak current of the secondary side; t<sub>DIS</sub> is the discharge time of Flyback transformer;  $t<sub>S</sub>$  is the switching period.

The secondary peak current is related with primary peak current, if the effect of the leakage inductor is neglected.



Where  $N_{PS}$  is the turns ratio of primary to secondary of the Flyback transformer.

Thus, I<sub>OUT</sub> can be represented by

$$
I_{\text{OUT}} = \frac{N_{\text{PS}} \times I_{\text{PP}}}{2} \times \frac{t_{\text{DIS}}}{t_{\text{S}}}(6)
$$

The primary peak current  $I_{PP}$  and inductor current discharge time t<sub>DIS</sub> can be detected by the IC, and the effect of the leakage inductor can be compensated by internal control scheme. I<sub>OUT</sub> can be induced finally by

$$
I_{\text{OUT}} = \frac{k_{1} \times k_{2} \times V_{\text{REF}} \times N_{\text{PS}}}{R_{\text{S}}} (7)
$$

Where  $k_1$  is the output current weight coefficient;  $k_2$  is the output modification coefficient;  $V_{REF}$  is the internal reference voltage;  $R<sub>S</sub>$  is the current sense resistor.

 $k_1, k_2$  and  $V_{REF}$  are all internal constant parameters,  $I_{OUT}$ can be programmed by  $N_{PS}$  and  $R_S$ .

$$
R_{\rm s} = \frac{k_{\rm l} \times k_{\rm 2} \times V_{\rm REF} \times N_{\rm PS}}{I_{\rm OUT}}(8)
$$

#### **Quasi-Resonant Operation**

AN SY5800ARev0.9 Silergy Corp. Confidential- Prepared for Customer Use Only 7



QR mode operation provides low turn-on switching losses for Flyback converter.



The voltage across drain and source of the primary MOSFET is reflected by the auxiliary winding of the Flyback transformer. ZCS pin detects the voltage across the auxiliary winding by a resistor divider. When the voltage across drain and source of the primary MOSFET is at voltage valley, the MOSFET would be turned on.

#### **Over Voltage Protection (OVP) & Open Protection (OLP)**



The output voltage is reflected by the auxiliary winding voltage of the Flyback transformer, and both ZCS pin and VIN pin provide over voltage protection function. When the load is null or large transient happens, the output voltage will exceed the rated value. When  $V_{\text{VIN}}$  exceeds  $V_{VIN, QVP}$  or  $V_{ZCS}$  exceeds  $V_{ZCS, OVP}$ , the over voltage protection is triggered and the IC will discharge  $V_{VIN}$  by an internal current source  $I_{VIN, OVP}$ . Once  $V_{VIN}$  is below  $V_{VIN OFF}$ , the IC will shut down and be charged again by BUS voltage through start up resistor. If the over voltage condition still exists, the system will operate in hiccup mode.

Thus, the turns of the auxiliary winding  $N_{AUX}$  and the resistor divider is related with the OVP function.

$$
\frac{V_{ZCS\_OVP}}{V_{OVP}} = \frac{N_{AUX}}{N_S} \times \frac{R_{ZCSD}}{R_{ZCSU} + R_{ZCSD}} (9)
$$
  

$$
\frac{V_{VIN\_OVP}}{V_{OVP}} \ge \frac{N_{AUX}}{N_S} (10)
$$

Where  $V_{OVP}$  is the output over voltage specification; R<sub>ZCSU</sub> and R<sub>ZCSD</sub> compose the resistor divider. The turns ratio of  $N<sub>S</sub>$  to  $N<sub>AUX</sub>$  and the ratio of  $R<sub>ZCSU</sub>$  to  $R<sub>ZCSD</sub>$  could be induced from equation  $(9)$  and  $(10)$ .

#### **Short Circuit Protection (SCP)**

When the output is shorted to ground, the output voltage is clamped to zero. The voltage of the auxiliary winding is proportional to the output winding, so  $V_{VIN}$  will drop down without auxiliary winding supply. Once  $V_{VIN}$  is below  $V_{\text{VN,OFF}}$ , the IC will shut down and be charged again by the BUS voltage through the start up resistor. If the short circuit condition still exists, the system will operate in hiccup mode.

In order to guarantee SCP function not effected by voltage spike of auxiliary winding, a filter resistor RAUX is needed (10 $\Omega$  typically) shown in Fig.8.

#### **Line regulation modification**

The IC provides line regulation modification function to improve line regulation performance.

Due to the sample delay of ISEN pin and other internal delay, the output current increases with increasing input BUS line voltage. A small compensation voltage  $\Delta V_{\text{ISEN-C}}$ is added to ISEN pin during ON time to improve such performance. This  $\Delta V_{\text{ISEN-C}}$  is adjusted by the upper resistor of the divider connected to ZCS pin.

$$
\Delta V_{\text{isen},c} = V_{\text{bus}} \times \frac{N_{\text{aux}}}{N_{\text{P}}} \times \frac{1}{R_{\text{zcsu}}} \times k_3 \left(11\right)
$$

Where  $R_{ZCSU}$  is the upper resistor of the divider; k3 is an internal constant as the modification coefficient.



The compensation is mainly related with  $R_{ZCSU}$ , larger compensation is achieved with smaller  $R_{ZCSU}$ . Normally, R<sub>ZCS</sub> ranges from  $100kΩ~1MΩ$ .

Then R<sub>ZCSD</sub> can be selected by,

$$
\frac{\frac{V_{ZCS\_OVP}}{V_{OUT}} \times \frac{N_S}{N_{AUX}}}{1 - \frac{V_{ZCS\_OVP}}{V_{OUT}} \times \frac{N_S}{N_{AUX}}} \times R_{ZCSU} > R_{ZCSD} (12),
$$

And,

$$
R_{ZCSD} \ge \frac{\frac{V_{ZCS\_OVP}}{V_{OVP}} \times \frac{N_S}{N_{AUX}}}{1 - \frac{V_{ZCS\_OVP}}{V_{OVP}} \times \frac{N_S}{N_{AUX}}} \times R_{ZCSU} (13)
$$

Where  $V_{OVP}$  is the output over voltage protection specification;  $V_{OUT}$  is the rated output voltage;  $R_{ZCSU}$  is the upper resistor of the divider;  $N_S$  and  $N_{AUX}$  are the turns of secondary winding and auxiliary winding separately.

 $I_{MOS-RMSMAX} = I_{P-RMSMAX} (17)$  $I_{\text{D PK MAX}} = N_{\text{PS}} \times I_{\text{P PK MAX}}$  (18)  $I_{\text{D} \text{AVG}} = I_{\text{OUT}} (19)$ 

Where  $I_{P-PK-MAX}$  and  $I_{P-RMS-MAX}$  are maximum primary peak current and RMS current, which will be introduced later.

#### **Transformer (NPS and LM)**

 $N_{PS}$  is limited by the electrical stress of the power MOSFET:



Where  $V_{MOS, (BR)DS}$  is the breakdown voltage of the power MOSFET.

In Quasi-Resonant mode, each switching period cycle ts consists of three parts: current rising time  $t_1$ , current falling time  $t_2$  and quasi-resonant time  $t_3$  shown in Fig.9.

### **Power Device Design**

#### **MOSFET and Diode**

When the operation condition is with maximum input voltage and full load, the voltage stress of MOSFET and secondary power diode is maximized;

$$
V_{MOS\_DS\_MAX} = \sqrt{2} V_{AC\_MAX} + N_{PS} \times (V_{DF} + V_{D_F}) + \Delta V_s (14)
$$
  

$$
V_{D_R\_MAX} = \frac{\sqrt{2} V_{AC\_MAX}}{N_{PS}} + V_{OUT} (15)
$$

Where  $V_{AC,MAX}$  is maximum input AC RMS voltage; N<sub>PS</sub> is the turns ratio of the Flyback transformer;  $V_{\text{OUT}}$  is the rated output voltage;  $V_{D,F}$  is the forward voltage of secondary power diode;  $\Delta V_s$  is the overshoot voltage clamped by RCD snubber during OFF time.

When the operation condition is with minimum input voltage and full load, the current stress of MOSFET and power diode is maximized.

$$
I_{MOS\_PK\_MAX} = I_{P\_PK\_MAX} (16)
$$

AN SY5800ARev0.9 Silergy Corp. Confidential- Prepared for Customer Use Only 9



Fig.9 switching waveforms

The system operates in the constant on time mode to achieve high power factor. The ON time increases with the input AC RMS voltage decreasing and the load



increasing. When the operation condition is with minimum input AC RMS voltage and full load, the ON time is maximized. On the other hand, when the input voltage is at the peak value, the OFF time is maximized. Thus, the minimum switching frequency  $f_{S-MIN}$  happens at the peak value of input voltage with minimum input AC RMS voltage and maximum load condition; Meanwhile, the maximum peak current through MOSFET and the transformer happens.

Once the minimum frequency  $f_{S-MIN}$  is set, the inductance of the transformer could be induced. The design flow is shown as below:

(a)Select N<sub>PS</sub>

$$
N_{\rm PS} \leq \frac{V_{\rm MOS\_(BR)DS} \times 90\% - \sqrt{2} V_{\rm AC\_MAX} - \Delta V_{\rm S}}{V_{\rm OUT} + V_{\rm D\_F}} \ (21)
$$

**(b)** Preset minimum frequency  $f_{S-MIN}$ 

(c) Compute relative  $t_S$ ,  $t_I$  ( $t_3$  is omitted to simplify the design here)

t<sub>S</sub> = 
$$
\frac{1}{f_{s\_MIN}} (22)
$$
  
\nt<sub>1</sub> =  $\frac{t_s \times N_{PS} \times (V_{OUT} + V_{D_F})}{\sqrt{2}V_{AC\_MIN} + N_{PS} \times (V_{OUT} + V_{D_F})} (23)$   
\n(d) Design inductance L<sub>M</sub>  
\nL<sub>M</sub> =  $\frac{V_{AC\_MIN}^2 \times t_1^2 \times \eta}{2P_{OUT} \times t_s} (24)$   
\n(e) Compute t<sub>3</sub>

(d) Design inductance  $L_M$ 

$$
L_{\rm M} = \frac{V_{\rm AC\_MIN}^2 \times t_1^2 \times \eta}{2P_{\rm OUT} \times t_{\rm s}} \, (24)
$$

(e) Compute t<sub>3</sub>

$$
t_{3} = \pi \times \sqrt{L_{M} \times C_{D_{\text{train}}}} (25)
$$

Where  $C_{\text{Drain}}$  is the parasitic capacitance at drain of MOSFET.

**(f)** Compute primary maximum peak current I<sub>P-PK-MAX</sub> and  $RMS$  current  $I_{P-RMS-MAX}$  for the transformer fabrication.

$$
I_{P\_PK\_MAX} = \frac{2P_{OUT} \times [\frac{L_M}{\sqrt{2}V_{AC\_MIN}} + \frac{L_M}{N_{PS} \times (V_{OUT} + V_{D\_F})}]}{L_M \times \eta} + \frac{\sqrt{4P_{OUT}^2 \times [\frac{L_M}{\sqrt{2}V_{AC\_MIN}} + \frac{L_M}{N_{PS} \times (V_{OUT} + V_{D\_F})}]^2 + 4L_M \times \eta \times P_{OUT} \times t_3}}}{L_M \times \eta}
$$

(26)

Where  $\eta$  is the efficiency;  $P_{\text{OUT}}$  is rated full load power

Adjust  $t_1$  and  $t_S$  to  $t_1$ ' and  $t_S$ ' considering the effect of  $t_3$ 

$$
t'_{\rm S} = \frac{\eta \times L_{\rm M} \times I_{\rm P\_PK\_MAX}^2}{4P_{\rm OUT}}\,(27)
$$

$$
t_1' \text{=} \frac{L_{\text{m}} \times I_{\text{p\_PK\_MAX}}}{\sqrt{2} V_{\text{AC\_MIN}}} \text{ (28)}
$$

$$
I_{P\_RMS\_MAX} \approx \sqrt{\frac{t'_1}{6t'_s}} \times I_{P\_PK\_MAX}(29)
$$

(g) Compute secondary maximum peak current I<sub>S-PK-MAX</sub> and RMS current  $I_{S-RMS-MAX}$  for the transformer fabrication.

$$
I_{S\_PK\_MAX} = N_{PS} \times I_{PQ} \times MAX} (30)
$$
  
\n
$$
t_{2} = t_{S} - t_{1} - t_{S} \text{S} \text{I}
$$
  
\n
$$
I_{S\_RMS\_MAX} \approx \sqrt{\frac{t_{2}'}{6t_{S}'} \times I_{S\_PK\_MAX}} (32)
$$

#### **Transformer design (NP,NS,NAUX)**

The design of the transformer is similar with ordinary Flyback transformer. the parameters below are necessary:



The design rules are as followed:

**(a)** Select the magnetic core style, identify the effective area Ae.

**(b)** Preset the maximum magnetic flux ∆B

∆B=0.22~0.26mT

 $(c)$  Compute primary turn  $N_{\rm P}$ 

$$
N_{P} = \frac{L_{M} \times I_{P\_PK\_MAX}}{\Delta B \times A_{e}}(33)
$$

AN SY5800ARev0.9 Silergy Corp. Confidential- Prepared for Customer Use Only 10



(d) Compute secondary turn  $N<sub>s</sub>$ 

$$
N_{\mathrm{S}}{=}\frac{N_{\mathrm{P}}}{N_{\mathrm{PS}}}\left(34\right)
$$

(e) compute auxiliary turn  $N_{\text{AUX}}$ 

$$
N_{\text{AUX}} = N_{\text{s}} \times \frac{V_{\text{VIN}}}{V_{\text{OUT}}} (35)
$$

Where  $V_{VIN}$  is the working voltage of VIN pin (10V~11V) is recommended).

#### **(f)** Select an appropriate wire diameter

With I<sub>P-RMS-MAX</sub> and I<sub>S-RMS-MAX</sub>, select appropriate wire to make sure the current density ranges from  $4A/mm^2$  to  $10A/mm^2$ 

**(g)** If the winding area of the core and bobbin is not enough, reselect the core style, go to **(a)** and redesign the transformer until the ideal transformer is achieved.

#### **Output capacitor COUT**

Preset the output current ripple  $\Delta I_{\text{OUT}}$ ,  $C_{\text{OUT}}$  is induced by

$$
C_{\text{OUT}} = \frac{\sqrt{(\frac{2I_{\text{OUT}}}{\Delta I_{\text{OUT}}})^2 - 1}}{4\pi f_{\text{AC}} R_{\text{LED}}}(36)
$$

Where  $I_{\text{OUT}}$  is the rated output current;  $\Delta I_{\text{OUT}}$  is the demanded current ripple;  $f_{AC}$  is the input AC supply frequency; RLED is the equivalent series resistor of the LED load.

#### **RCD snubber for MOSFET**

The power loss of the snubber  $P_{RCD}$  is evaluated first



Where  $N_{PS}$  is the turns ratio of the Flyback transformer;  $V<sub>OUT</sub>$  is the output voltage;  $V<sub>D-F</sub>$  is the forward voltage of the power diode;  $\Delta V_s$  is the overshoot voltage clamped by RCD snubber;  $L_K$  is the leakage inductor;  $L_M$  is the inductance of the Flyback transformer;  $P_{OUT}$  is the output power.

The  $R_{\text{RCD}}$  is related with the power loss:

$$
R_{\text{RCD}} = \frac{(N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D}}_{\text{F}}) + \Delta V_{\text{S}})^2}{P_{\text{RCD}}}
$$

The  $C_{\text{RCD}}$  is related with the voltage ripple of the snubber ∆VC-RCD:



(a) To achieve better EMI performance and reduce line frequency ripples, the output of the bridge rectifier should be connected to the BUS line capacitor first, then to the switching circuit.

(b) The ground of the BUS line capacitor, the ground of the current sample resistor and the signal ground of the IC should be connected in a star connection.

(c) The circuit loop of all switching circuit should be kept small: primary power loop, secondary loop and auxiliary power loop.

(d) The wire connected to ISEN and DRV should be as thick as possible.

(e) The resistor divider is recommended to be put beside the IC.



### **Design Example**

A design example of typical application is shown below step by step.

#1. Identify design specification



#2. Transformer design  $(N_{PS}, L_M)$ 

Refer to Power Device Design



(a)Compute turns ratio N<sub>PS</sub> first

$$
N_{PS} \leq \frac{V_{MOS_{(BR)DS}} \times 90\% - \sqrt{2}V_{AC_{MAX}} - \Delta V_{S}}{V_{OUT} + V_{D,F}}
$$
  
= 
$$
\frac{600V \times 0.9 - \sqrt{2} \times 264V - 50V}{38V + 1V}
$$
  
= 2.99  

$$
N_{PS} \text{ is set to}
$$
  

$$
N_{PS} = 2.67
$$
  
**(b)**  $f_{S,MIN}$  is preset

(b)f<sub>S,MIN</sub> is preset

$$
f_{\rm S\_MIN}\text{=}75\text{kHz}
$$

(c) Compute the switching period  $t_s$  and ON time  $t_1$  at the peak of input voltage.

$$
t_s = \frac{1}{f_s \text{ min}} = 13.348
$$
\n
$$
t_1 = \frac{1}{\sqrt{2}V_{AC\_MIN} + N_{PS} \times (V_{OUT} + V_{D_F})}
$$
\n
$$
= \frac{13.3 \text{ }\mu\text{s} \times 2.67 \times (38V + 1V)}{\sqrt{2} \times 90V + (38V + 1V)}
$$
\n
$$
= 6 \mu s
$$

(d) Compute the inductance  $L_M$ 



$$
L_{M} = \frac{V_{AC\_MIN}^{2} \times t_{1}^{2} \times \eta}{2P_{OUT} \times t_{S}}
$$
  
= 
$$
\frac{90V^{2} \times 6\mu s^{2} \times 0.87}{2 \times 12W \times 13.3\mu s}
$$
  
= 780 $\mu$ H

Set

 $L_M$ =750 $\mu$ H

(e) Compute the quasi-resonant time  $t_3$ 

$$
\begin{aligned} t_3 \text{=} &\pi \times \sqrt{L_M \times C_{Drain}} \\ = &\pi \times \sqrt{750 \mu H \times 100pF} \\ = &860 \text{ns} \end{aligned}
$$

**(f)** Compute primary maximum peak current I<sub>P-PK-MAX</sub>

(e) Compute the quasi-resonant time t<sub>3</sub>  
\nt<sub>3</sub>=
$$
\pi \times \sqrt{L_M \times C_{Dmin}}
$$
  
\n $=\pi \times \sqrt{750 \mu H \times 100 \rho F}$   
\n=860ns  
\n(f) Compute primary maximum peak current  $I_{P\text{-PK-MAX}}$   
\n
$$
I_{P\text{-PK\_MAX}} = \frac{2P_{OUT} \times [\frac{L_M}{\sqrt{2}V_{AC\_MIN}} + \frac{L_M}{N_{PS} \times (V_{OUT} + V_{D,F})}]}{L_M \times \eta}
$$
\n
$$
+ \frac{\sqrt{4P_{OUT}^2 \times [\frac{L_M}{\sqrt{2}V_{AC\_MIN}} + \frac{L_M}{N_{PS} \times (V_{OUT} + V_{D,F})}]^2 + 4\sqrt{4}N}{L_M \times \eta \times P_{OUT} \times t_3}}}{L_M \times \eta}
$$
\n=1.038A  
\nAdjust switching period t<sub>S</sub> and ON time t<sub>1</sub> to good at t'<sub>1</sub>.  
\nt'<sub>S</sub> =  $\frac{\eta \times L_M \times I_{P\text{-PK-MAX}}^2}{4P_{OUT}}$   
\n=14.45<sub>µS</sub>  
\nt'<sub>t</sub> =  $\frac{I_M \times I_{P\text{-PK-MAX}}}{\sqrt{2}V_{AC\_MIN}}$   
\n=14.45<sub>µS</sub>  
\n $I = \frac{750 \mu F \times 1038 \text{A}}{4 \times 12 \text{W}}$   
\n=622<sub>µS</sub>

Compute primary maximum RMS current I<sub>P-RMS-MAX</sub>

$$
I_{P\_RMS\_MAX} \approx \sqrt{\frac{t'_1}{6t'_s}} \times I_{P\_PK\_MAX} = \sqrt{\frac{6.12 \mu s}{6 \times 14.45 \mu s}} \times 1.038 \text{A} = 0.289 \text{A}
$$



 $\lambda^{\ell}$ 

**(g)** Compute secondary maximum peak current and the maximum RMS current.

$$
I_{S\_PK\_MAX} = N_{PS} \times I_{P\_PK\_MAX} = 2.67 \times 1.038 \text{A} = 2.77 \text{A}
$$

 $t'_2 = t'_8 - t'_1 - t_3 = 14.45 \mu s - 6.12 \mu s - 0.86 \mu s = 7.47 \mu s$ 

$$
I_{s, \rm RMS, \rm MAX} \approx \sqrt{\frac{t'_2}{6 t'_s}} \times I_{s\_ \rm PK\_ \rm MAX} \!=\!\! \sqrt{\frac{7.47 \mu s}{6 \times 14.45 \mu s}} \times 2.77 \text{A}\!\!=\!\!0.81 \text{A}
$$

#3. Select power MOSFET and secondary power diode

Refer to Power Device Design



**(a)** Compute the voltage and the current stress of MOSFET:

$$
V_{MOS\_DS\_MAX} = \sqrt{2}V_{AC\_MAX} + N_{PS} \times (V_{OUT} + V_{D_F}) + \Delta V_S
$$
  
=  $\sqrt{2} \times 264V + 2.67 \times (38V + 1V) + 50V$   
= 527V

 $I<sub>MOS_PK_MAX</sub> = I<sub>P_PK_MAX</sub> = 1.038A$ 

 $I<sub>MOS RMS MAX</sub> = I<sub>P RMS MAX</sub> = 0.289A$ 

**(b)** Compute the voltage and the current stress of secondary power diode

$$
V_{D_R \text{MAX}} = \frac{\sqrt{2}V_{AC\_MAX}}{N_{PS}} + V_{OUT} \sqrt{2}} = \frac{\sqrt{2} \times 264V + 38V}{2.67} = 178V
$$
  
\n
$$
I_{D_R \text{MAX}} = N_{S_R} \times P_{P_R \text{MAX}} = 2.67 \times 1.038A = 2.77A
$$
  
\n
$$
I_{D_R \text{MAX}} = 0.32A
$$

#4. Select the output capacitor  $C<sub>OUT</sub>$ 

Refer to Power Device Design





The output capacitor is

$$
C_{\text{OUT}} = \frac{\sqrt{\left(\frac{2I_{\text{OUT}}}{\Delta I_{\text{OUT}}}\right)^{2} - 1}}{4\pi r_{AC} R_{\text{LED}}}
$$
\n
$$
= \frac{\sqrt{\left(\frac{2 \times 0.32 \text{A}}{\text{0.3} \times 0.32 \text{A}}\right)^{2} - 1}}{4\pi \times 50 \text{Hz} \times 12 \times 1.6 \Omega}
$$
\n
$$
= 546 \mu\text{F}
$$
\n
$$
45. \text{ Design RCD subber}
$$
\n
$$
Refer to Power Device Design
$$
\n
$$
\frac{V_{\text{OUT}}}{N_{\text{DS}}}
$$
\n
$$
V_{\text{OUT}} = \frac{12 \text{W}}{12 \text{W}}
$$
\nThe power loss of the subber is\n
$$
P_{\text{RCD}} = \frac{N_{\text{TS}} \times (V_{\text{OUT}} + V_{\text{D}, \text{F}}) + \Delta V_{\text{S}}}{\Delta V_{\text{S}}} \times \frac{L_{\text{K}}}{L_{\text{M}}} \times P_{\text{OUT}}
$$
\n
$$
= \frac{2.67 \times (38 \text{V} + 1 \text{V}) + 50 \text{V}}{50 \text{V}} \times 0.01 \times 12 \text{W}}{50 \text{V}}
$$
\nThe resistor of the subber is\n
$$
R_{\text{RO}} = \frac{(N_{\text{FS}} \times (V_{\text{OUT}} + V_{\text{D}, \text{F}}) + \Delta V_{\text{S}})^{2}}{P_{\text{R}}}
$$
\n
$$
= \frac{(2.67 \times (38 \text{V} + 1 \text{V}) + 50 \text{V})^{2}}{P_{\text{R}}}
$$
\n
$$
= \frac{2.67 \times (38 \text{V} + 1 \text{V}) + 50 \text{V}}{R_{\text{RC}} \text{F}_{\text{A}} \text{C} \Delta V_{\text{C,RT}}}
$$
\n
$$
= \frac{2.67 \times (38 \text{V} + 1 \text{V}) + 50 \text{V}}{R_{\text{RC}} \text{F}_{\text{A}} \text{C} \Delta V_{\text{C,RT}}}
$$
\n<math display="</math>



 $\blacklozenge$ 

#6. Set VIN pin

Refer to Start up



(a) R<sub>ST</sub> is preset

$$
R_{ST} < \frac{V_{BUS}}{I_{ST}} = \frac{90V \times 1.414}{15\mu A} = 8.48 M\Omega,
$$
\n
$$
R_{ST} > \frac{V_{BUS}}{I_{V_{INS\_OVP}}} = \frac{264 V \times 1.414}{2mA} = 186 k\Omega
$$
\n
$$
Set R_{ST}
$$
\n
$$
R_{ST} = 250 k\Omega \times 3 = 750 k\Omega
$$
\n(b) Design C<sub>VN</sub>\n
$$
C_{V_{VIN}} = \frac{(\frac{V_{BUS}}{R_{ST}} - I_{ST}) \times t_{ST}}{V_{V_{VIN\_ON}}}
$$
\n
$$
= \frac{(\frac{90 V \times 1.414}{750 k\Omega} - 15 \mu A) \times 500 ms}{16 V}
$$
\n
$$
= 4.83 \mu F
$$
\n
$$
Set C_{VIN}
$$
\n
$$
C_{VIN} = 20 \mu F
$$
\n
$$
C_{VIN} = 20 \mu F
$$

#7 Set COMP pin

Refer to **Internal pre-charge design for quick start up**



reation



#8 Set current sense resistor to achieve ideal output current

#### Refer to **Primary-side constant-current control**



The current sense resistor is

$$
R_s = \frac{k_1 \times k_2 \times V_{REF} \times N_{PS}}{I_{OUT}}
$$
  
= 
$$
\frac{0.16 \times 0.3V \times 2.67}{0.32A}
$$
  
= 0.4 $\Omega$ 

#9 set ZCS pin

# Refer to **Line regulation modification** and **Over Voltage Protection (OVP) & Open Loop Protection (OLP)**

First identify R<sub>ZCSU</sub> need for line regulation.







R<sub>ZCSD</sub> is set to













**SO8 Package Outline & PCB Layout Design** 





单击下面可查看定价,库存,交付和生命周期等信息

>>SILERGY (矽力杰)