Page1/13

# To : CONFIDENCE INTELLIGENCE

Data No. R20-5001

# MULTI-LAYER CERAMIC CAPACITORS Report.

## Draft Specification.

## This specification is draft specification, not final. Therefore this may be changed at final specification.

Product Part No

CM105X6T226M04AT

Date: May 12, 2020 Kyocera

PREPD.

APPD.

Kyocera Corporation Capacitor Division



# Page2/13

Characteristic	K/C Supplier Part No	Remarks			
(6Т	CM105X6T226M04AT				
		<u> </u>			
		HOL			
	.6.6.8				
	606				
	4 34				
10					



### 1.Scope

This specification sheet shall be applied to multilayer ceramic chip capacitors;Kyocera CM series.


### 2.Nomenclature

<u>CM</u>						<u>A</u>	
Series	(1)	(2)	(3)	(4)	(5)	(6)	(7)

(1) : Size

- (2) : Temperature Characteristics
- (3) : Capacitance
- (4) : Tolerance
- (5) : Rated Voltage
- (6) : External Electrode
- (7) : Packaging

## (1)External Dimensions(Size)





## Page4/13

### (3)Capacitance Value

Capacitance is indicated by three numbers and a letter (see example as follows). The first and second digits indicate the first two significant figures, and the final digit is a base 10 logarithmic multiplier in picofarads.

(Ex.)	
Code	Capacitance
226	22,000,000pF

## (4)Tolerance

Code	М
Tolerance	±20%

## (5)Rated Voltage

Code	04
Voltage	4Vdc

## (6)Termination (External Electrode)

### (7)Packaging Configuration

ir	ation (Ex	xternal Electrode)	
	A: Nicke	el Barrier / Tin	
aç	ging Conf	figuration	·sicau
	Code	Packaging Configuration	Applying Size
	Т	Taping(4mm Pitch. Φ180 Reel)	Refer to Taping specification
t	emperatu	ire range	

## 3.Operating temperature range

Refer to Item 2-(2)



## 4.Specifications and Test Methods

	Item	Specification	Measuring Conditions	
		ХбТ		
Capacitance tanδ		Within specified tolerance value	High Temperature Treatment (Table 2) C>10µF Measuring frequency 120Hz±10% Measuring voltage Refer to (Table 3)	
		Refer to (Table 3)		
(*1)Insulation	Resistance	Refer to (Table 3)       Measure after charging with the rate voltage within 1 minutes at room control		
(*1)Dielectric	Strength	No problem observed	Applying 2.5 times of the rated voltage for 1 to 5 seconds.	
Appearance		No serious defect	Under Microscope	
End Termination adherence		No evidence of peeling on the end termination After soldering chip capacitors of boards and applying 5N(0.5Kgf) by the arrow mark in the sketch any sign of peeling should not be end terminations. (Refer to Fig.1)		
Resistance to Vibration			Perform High Temperature Treatment (Table 2) , then measure the initial capacitance and tan $\delta$ .	
	Capacitance Variation tanō	Within specified tolerance value Satisfies initial specified value	Vibration frequency:10 to 55 (Hz) Swing width :1.5mm Sweep :10 $\rightarrow$ 55 $\rightarrow$ 10 Hz/1min x,y,z axis 2 hours/each	
	ar		x,y,z axis 2 hours/each Total 6 hours (Refer to Fig.2)	
Resistance to	Appearance	No serious defect	Perform High Temperature Treatment (Table 2) , then measure the initial capacitance and tanδ.	
Solder Leaching	Capacitance Variation	Within ±7.5%	After dipped molten solder,	
	tanδ	Satisfies initial specified value	at 260±5°C for 10±0.5 seconds and kept at room conditions for 24±2 hours,	
	(*1)Insulation Resistance	Within specified tolerance value	measure and check the specifications.	
	(*1)Dielectric Strength	Resist without problem.	*Pre-heat before immersion 1st: 80°C to 100°C for 120sec. 2st:150°C to 200°C for 120sec.	
Solderability		Coverage >= 90% Each termination end	Soaking Condition <sn-3ag-0.5cu> 245±5°C 3±0.5sec. <sn63 solder=""> 235±5°C 2±0.5sec.</sn63></sn-3ag-0.5cu>	



## (Table 1-2)

Item		Specification X6T	Measuring Conditions
Temperature Appearance Cycling		No serious defect	Perform High Temperature Treatment (Table 2) , then measure the initial capacitance and tanδ.
	Capacitance Variation	Refer to (Table 4)	- <cycle> Room temperature (3 minutes) -</cycle>
	tanδ	Satisfies initial specified value	Lowest operating temperature (30 minutes) – Room temperature (3 minutes) – Highest operating temperature (30 minutes).
	(*1)Insulation Resistance	Refer to (Table 4)	After 5 cycles of the above, keep at 150+0/-10°C for 1 hour and then let sit for 24±2 hours at room
	(*1)Dielectric Strength	Resist without problem	temperature, then measure. (Refer to Fig.2)
Load Humidity Resistance	Appearance	No serious defect	Perform High Temperature Treatment (Table 2) , then measure the initial capacitance and tan $\delta$ .
	Capacitance Variation	Refer to (Table 4)	Apply rated voltage for 500+12/-0 hours in pre-condition at 40±2°C, humidity 90% to
	tanδ	Less than 2 times of the initial value	95 <sup>k</sup> RH. After test , keep at 150+0/-10°C for 1 hour and
	(*1)Insulation Resistance	Refer to (Table 4)	then let sit for 24±2 hours at room temperature, then measure.
High Temperature Life Test	Appearance	No serious defect	Perform High Temperature Treatment (Table 2) , then measure the initial capacitance and $tan\delta$ .
rest	Capacitance Variation	Refer to (Table 4)	Apply voltage (Magnification of Applied voltage × Rated voltage) for 1000+12/-0 hours in pre-condition at the highest temperature.
	tanō	Less than 2 times of the initial value	* Magnification of Applied voltage: refer to (Table 4)
	(*1)Insulation Resistance	Refer to (Table 4)	After test , keep at 150+0/-10°C for 1 hour and then let sit for 24±2 hours at room temperature, then measure.
Bending Streng	gth	No mechanical damage	Refer to Fig.3-1, Fig.3-2 The glass epoxy board is bent up 1mm in 10 sec.

(\*1) Insulation Resistance/Dielectric Strength; Charging or discharging current for these tests Is limited under 50mA.

(Table 2)		
Initial	High Temperature	Keep chip capacitor at 150°C +0/-10°C for 1 hour,then leave chip
Treatment	Treatment	capacitor at room temperature and normal humidity for 24±2 hours.



# Page7/13

[Table3 Parts List] Product Part No tanδ IR Dimension [mm] Capacitance / tanδ [%]max (initial) Measuring voltage min W L Т 1.60±0.25 0.80±0.25 0.80±0.25 0.5±0.1Vrms CM105X6T226M04AT 12.5% 50 MΩ•µF

[Table4 test specifications]

Product Part No Temperate		cycling	Load Humidity	Resistance	High Temperature Life Test		t
	Capacitance	IR	Capacitance	IR	Voltage	Capacitance	IR
	Variation	(Minimum	Variation	(Minimum	Bias [%]	Variation	(Minimum
		value)		value)			value)
CM105X6T226M04AT	±7.5%	50 MΩ•μF	±12.5%	10 MΩ•μF	100%	±12.5%	10 MΩ•μF



# Page8/13




Fig.1 Substrate for adhesion strength test

type	а	b	С			
105	1.0	3.0	1.2			
glass epoxy board						





Fig.3-1 Substrate for bending test

Fig.3-2 Testing status




### [Structure]






## Page10/13

#### ■For lead-free soldering Recommended temperature profile



- (1) Minimize soldering time
- (2) Ensure that the temperature difference does not exceed 150 °C.
- (3) MLCC can withstand the above reflow conditions up to 3 times.
- (4) Cool naturally after soldering.





- (1) Ensure that the chip capacitor is preheated adequately.
- (2) Ensure that the temperature difference between a capacitor and the solder bath shall not exceed 150 °C.(3) Cool naturally after soldering.



## **Taping Specification**


## 1.Application

This specification applies to paper carrier tape of Kyocera multi-layer ceramic chip capacitor.

## 2.Packing unit

type	thickness	materi carrie	al of tape	width of carrier tape		Φ180 reel quantity
	(unit:mm)	paper	Plastic	8mm	12mm	per reel
105	0.80±0.25	0	_	0	-	4000

## 3.Shape and dimentions



Code		А	В	С	D	E	F	G	Н	J
Туре	Tolerance	±0.2	±0.2	±0.3	±0.05	±0.1	±0.1	±0.05	±0.1	+0.1/-0
105	Dimensions tolerance: ±0.25mm	1.1	1.9	8.0	3.5	1.75	4.0	2.0	4.0	φ1.5




# Page12/13

#### 4.Packing method


#### (1)Details of leader and trailer

①The tape will have a empty pocket at the leader and trailer of carrier tape.
②The tape end will not be stucked by glue in order to make it easier to peel off from reel.
③The feeding round hole will be on the right side against t leading direction.



#### (2)Heat pressure tape

①Peeling strength to be 0.1~0.7N when peeling off the top tape by following method.
②When peeling top tape off, the glue will be stuck to the top tape side.
③Chip capacitor will not stuck on heat pressure tape and will be free in the cavity.



<sup>③</sup>Chip will not be mis-mounted because of too big clearance between components and cavity. Also the waste of carrier tape will not fill a nozzle hole of mouting machine.

### 5.Indication and packing

- OThere will be following indication on one side of the reel: "PART NUMBER", "LOT NUMBER", "QUANTITY", "DATE OF MANUFACTURE", "CUSTOMER'S NAME"
- ©There will be following indication on the reel box: "PART NUMBER","LOT NUMBER", "QUANTITY OF REEL","DATE OF MANUFACTURE","CUSTOMER'S NAME"
- <sup>③</sup>We adequately pack the box to prevent chip capacitor from any mechanical damage during transportation.



Precautions

Handling

1) Cracks may occur unless otherwise avoiding excessive stress to the capacitors by the load of an adsorption nozzle, and bending of a substrate at the time of mounting.

2) Please arrange the capacitor position where they don't have too much stress of board bending after mounting.

3) Please design that the form and size of the land pattern has suitable solder amount.

Otherwise cracks may occur. The recommended fillet height shall be 1/2 to 1/3 of the thickness of capacitors.

- Circuit Design
- When AC voltage is superimposed on DC voltage, the zero-to-peak voltage shall not exceed the rated voltage. When the capacitor is to be employed in a circuit in which there is continuous application of a high frequency Voltage or a steep pulse voltage, even though it is within the rated voltage, please inquire to the manufacturer.
   Please use the capacitor below the maximum temperature.

When using the capacitor in a self-heating AC circuit, please make sure the surface of the capacitor remains under the maximum temperature for usage. Also, please make certain temperature rises remain below 20 °C.

Resin coating

Please use the resin of low curing shrinkage type. (Otherwise cracks may occur).

Storage

1) When the components is stored in minimal packaging (a heat-sealed or chuck-type plastic bag), the bag should be kept closed. Once the bag has been opened, reseal it or store it in a desiccator.

2) Keep storage place temperature +5 to +40 °C, humidity 20 to 70% RH.

3) The storage atmosphere must be free of gas containing sulfur and chlorine. Also, avoid exposing the product to saline moisture. If the product is exposed to such atmospheres, the terminals will oxidize and solderability will be effected.

4) Precautions 1) to 3) apply to chip capacitors packaged in carrier tapes and bulk cases.

5) The solderability is assured for 6 months from our shipping date if the above storage precautions are followed.

Application Restriction

Please consult with us before using a capacitor in the equipment which requires a high degree reliability (medical equipment, aerospace applications, nuclear equipment.) Malfunctions in medical, space, nuclear power or other vital equipment may result in death or great social losses. Capacitors designed specially with high reliability are used for the equipment above.

#### Export regulation

When the applying products relate the strategic materials which are provided in Foreign Exchange and Foreign Trade Act and Foreign Trade Management Law, the export license based on these laws are required.

Disposal

Please dispose the capacitors according to the relating laws about the waste treatment and cleaning. Safety application guideline and detailed information of electrical properties are also provided in Kyocera home page:

URL: http://www.kyocera.co.jp/electronic

Notice:

This specification shall guarantee only monolithic capacitors. Please make sure the performance of capacitors after mounted on the assembled product.

Any failures occurred being used out of this specification shall not be quaranteed.

This specification shall be applied to the products purchased through the regular sales routes, such as the sale offices, the subsidiaries and the distributors, etc.).





单击下面可查看定价,库存,交付和生命周期等信息

>>Kyocera(京瓷)