AW9818E 77-Channel LED Driver with I²C Interface

FEATURES

awinic

- 77-channel LED or 21 RGB drivers
- 64-level currents setting and breathing individually for each LED
- 4-level IMAX selections: 10/20/30/40 mA
- INTN pin interrupt output, low active
- Compatible I²C Interface, VIO: 1.8V ~ 3.3V
- I²C address: 0x3A/0x3B
- Shutdown mode control: SHDN pin shutdown or software shutdown. Support register reset control and standby mode control
- CLKIO pin can output internal OSC clock(4MHz)or select external input clock
- TQFN4X4-28L package
- Power supply: VDD (2.4V~3.3V) and VBAT (3.4V~5.5V).

APPLICATIONS

- Mobile phones and other hand-held devices
- Gaming device (Keyboard, Mouse etc.)
- LED in white goods application

TYPICAL APPLICATION CIRCUIT

GENERAL DESCRIPTION


AW9818E is a 77 channels LED driver with I²C interface support. AW9818E uses awinic distinctive Free-Flash[™] wisdom dimming technology, each LED can breathing individually with full autonomous or half autonomous mode that reduces serial port communication load of main chipset maximally.

When one breathing complete in AW9818E, INTN pin will trigger an interrupt request. The function is used to synchronize the LED breathing between main chipset and AW9818E.

1.8V I²C interface of 400kHz fast mode is provided, AW9818E supports SHDN pin shutdown or internal soft shutdown function.


AW9818E can configure to output the internal clock (4MHz) or external clock input. AW9818E supports cascading for synchronization of chips.

AW9818E is TQFN4X4-28L package, need two power supply, VDD (2.4V~3.3V) and VBAT (3.4V~5.5V).



All trademarks are the property of their respective owners.

awinic




| | LED | Config | guratic | on Reg | jister | |
|------|------|--------|---------|--------|--------|------|
| LA97 | LA96 | LA95 | LA94 | LA93 | LA92 | LA91 |
| LA87 | LA86 | LA85 | LA84 | LA83 | LA82 | LA81 |
| LA77 | LA76 | LA75 | LA74 | LA73 | LA72 | LA71 |
| LA67 | LA66 | LA65 | LA64 | LA63 | LA62 | LA61 |
| LA57 | LA56 | LA55 | LA54 | LA53 | LA52 | LA51 |
| LA47 | LA46 | LA45 | LA44 | LA43 | LA42 | LA41 |
| LA37 | LA36 | LA35 | LA34 | LA33 | LA32 | LA31 |
| LA27 | LA26 | LA25 | LA24 | LA23 | LA22 | LA21 |
| LA17 | LA16 | LA15 | LA14 | LA13 | LA12 | LA11 |



PIN CONFIGURATION AND TOP MARK

awinic






AW9818 - AW9818ETQR XXXX - Production Tracing Code


PIN DEFINITION

| No. | NAME | DESCRIPTION |
|-----|-------|--|
| 1 | R1 | Row1 LED Cathode Driver Port |
| 2 | R2 | Row2 LED Cathode Driver Port |
| 3 | R3 | Row3 LED Cathode Driver Port |
| 4 | R4 | Row4 LED Cathode Driver Port |
| 5 | R5 | Row5 LED Cathode Driver Port |
| 6 | R6 | Row6 LED Cathode Driver Port |
| 7 | R7 | Row7 LED Cathode Driver Port |
| 8 | R8 | Row8 LED Cathode Driver Port |
| 9 | R9 | Row9 LED Cathode Driver Port |
| 10 | R10 | Row10 LED Cathode Driver Port |
| 11 | R11 | Row11 LED Cathode Driver Port |
| 12 | VBAT | Power Supply VBAT |
| 13 | C7 | Column7 LED Anode Driver Scan Port |
| 14 | C6 | Column <mark>6 LED Anode Driver Scan Port</mark> |
| 15 | C5 | Column5 LED Anode Driver Scan Port |
| 16 | C4 | Column4 LED Anode Driver Scan Port |
| 17 | C3 | Column3 LED Anode Driver Scan Port |
| 18 | C2 | Column2 LED Anode Driver Scan Port |
| 19 | C1 | Column1 LED Anode Driver Scan Port |
| 20 | CLKIO | Clock Input / Output |
| 21 | AD | I ² C Address Select |
| 22 | SDA | I ² C Data Bus |
| 23 | SCL | I ² C Clock Bus |
| 24 | GND | Ground |
| 25 | VDD | Power Supply V _{DD} |
| 26 | CAP | External Capacity |
| 27 | INTN | Interrupt Output, Low Active |
| 28 | SHDN | Shutdown Control, Low Active |
| 29 | GND | Ground |

FUNCTION BLOCK DIAGRAM


awinic





ORDERING INFORMATION

| Part Number | Temperature | Package | Marking | MSL Level | ROHS | Delivery Form |
|-------------|-------------|-------------|---------|-----------|---------|------------------------------|
| AW9818ETQR | -40°C~85°C | TQFN4X4-28L | AW9818 | MSL3 | ROHS+HF | 6000 units/ Tape and Reel |



ABSOLUTE MAXIMUM RATING (NOTE 1)

awinic

| PARAMETERS | RANGE |
|--|--------------------------|
| Supply voltage range VDD | -0.3V to 3.6V |
| Supply voltage range VBAT | -0.3V to 5.5V |
| Voltage on SCL, SDA, SHDN, INTN, CLKIO | -0.3V to V _{DD} |
| Maximum Power Consumption (PDmax,package@ TA=25°C) | 3.2W |
| Junction-to-ambient thermal resistance θ_{JA} | 31°C/W |
| Maximum Junction temperature T _{JMAX} | 125°C |
| Storage temperature T _{STG} | -65°C to 150°C |
| Lead Temperature (Soldering 10 Seconds) | 260°C |
| ESD ^(NOTE 2) | |
| HBM (human body model) | ±2000V |
| СDМ | ±1500V |
| ММ | ±200V |
| Latch-Up | |
| Test Condition: JESD78D | +IT:+100mA |
| | -IT:-100mA |

NOTE1: Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

NOTE2: The human body model is a 100pF capacitor discharged through a 1.5k Ω resistor into each pin. Test method: ESDA/JEDEC JS-001-2017.

RECOMMEND WORK CONDITION (VBAT>VDD, T_A=-40°C~85°C)

| | PARAMETER | TEST CONDITION | RANGE | UNIT |
|-----------------|-------------------------------|----------------------------|-----------|------|
| V _{DD} | V _{DD} Input Voltage | T _A =-40°C~85°C | 2.4 ~ 3.3 | V |
| VBAT | VBAT Input Voltage | T _A =-40°C~85°C | 3.4 ~ 5.5 | V |

ELECTRICAL CHARACTERISTICS

awinic

TA=25°C,VDD=2.8V, VBAT=4.2V (unless otherwise noted)

| SYMBOL | DESCRIPTION | TEST CONDITION | MIN | ТҮР | МАХ | UNIT |
|-----------------|---|----------------------------|----------------------|-----|------|------|
| Power supply | voltage and current | | 1 | | | |
| V _{DD} | IO port input operation voltage | T _A =-40°C~85°C | 2.4 | | 3.3 | V |
| VBAT | LED drive input operation voltage | T _A =-40°C~85°C | 3.4 | | 5.5 | V |
| VBAT_PD | V _{BAT} current in shutdown mode | SHDN=GND | 9 | 6.7 | 8 | μA |
| VDD_PD | V _{DD} current in shutdown mode | SHDN=GND | | 0.1 | 1 | μA |
| VBAT_STANDBY | V _{BAT} current in standby mode | SHDN=1.8V | | 18 | 36 | μA |
| VDD_STANDBY | V _{DD} current in standby mode | SHDN=1.8V | | 75 | 90 | μA |
| LED Drive | | | | | | |
| ILED_MAX | Max current of each LED channel | IMAX[1:0] = 11 | 37.2 | 40 | 42.8 | mA |
| Ιουτ | Default output current | | 18 | 20 | 22 | mA |
| PMOS Switch | | | | 1 | | 1 |
| Ron | PMOS on resistance | | | 1.9 | 2.05 | Ω |
| osc | | | | | • | |
| fosc | OSC clock frequency | | 3.8 | 4.3 | 4.6 | MHz |
| CLKIO Pin | | | 1 | | | |
| Vон | Logic output high level | I _{ОН} = -2mA | V _{DD} -0.1 | | | V |
| Vol | Logic output low level | I _{OL} = 7.5mA | | | 0.1 | V |
| Vн | Logic input high level | | 1.3 | | | V |
| VIL | Logic input low level | | | | 0.4 | V |
| AD Pin | | | | | | |
| Vін | Logic input high level | | 1.3 | | | V |
| VIL | Logic input low level | | | | 0.4 | V |
| SHDN Pin | | | | | | |


awinic

AW9818E Jun. 2019 V1.1

| SYMBOL | DESCRIPTION | TEST CONDITION | MIN | ТҮР | MAX | UNIT |
|----------------------------|-------------------------------------|-------------------------|-----|-------------------|-----|------|
| Vih | Logic input high level | | 1.3 | | | V |
| VIL | Logic input low level | | | | 0.4 | V |
| t DEGLITCH | SHDN deglitch time | | | 5 | | μs |
| INTN Pin | | | | | | |
| V _{OL} | Logic output low level | I _{OL} = 10 mA | | | 0.1 | V |
| I ² C Interface | | | | | | |
| V _{OL} | Logic output low level (SDA Pin) | I _{OL} = 10 mA | | | 0.1 | V |
| VIH | Logic input high level | | 1.3 | | | V |
| VIL | Logic input low level | | | | 0.4 | V |
| | SDA deglitch time | | | 250 | | ns |
| t_{SCL} deglitch | SCL deglitch time | | | <mark>2</mark> 20 | | ns |

I²C INTERFACE TIMING

| | PARAMETER | | MIN | ТҮР | МАХ | UNIT |
|---------------------|---|--|-----|-----|-----|------|
| Fsc∟ | Interface Clock frequency | | | | 400 | kHz |
| - - | SCL SDA | | | 200 | | ns |
| TDEGLITCH | | | | 250 | | ns |
| THD:STA | (Repeat-start) Start condition hold time | | | | | μs |
| TLOW | Low level width of SCL | | 1.3 | | | μs |
| Тнідн | High level width of SCL | | 0.6 | | | μs |
| T _{SU:STA} | (Repeat-start) Start condition setup time | | 0.6 | | | μs |
| THD:DAT | Data hold time | | 0 | | | μs |
| T _{SU:DAT} | Data setup time | | 0.1 | | | μs |
| T _R | Rising time of SDA and SCL | | | | 0.3 | μs |
| T _F | Falling time of SDA and SCL | | | | 0.3 | μs |
| T _{SU:STO} | Stop condition setup time | | 0.6 | | | μs |
| TBUF | Time between start and stop condition | | 1.3 | | | μs |



I²C INTERFACE

AW9818E supports the I²C serial bus and data transmission protocol in fast mode at 400kHz or stand mode at 100kHz, AW9818E operates as a slave on the I²C bus. Connect to the bus are made via the open-drain I/O pins SCL and SDA. The pull-up resistor can be selected in the range of $1k \sim 10k\Omega$ and the typical value is $4.7k\Omega$. AW9818E can support different high level ($1.8V \sim 3.3V$) of this I²C interface.

PC Start/Stop

I²C start: SDA changes from high level to low level when SCL is high level.

I²C stop: SDA changes from low level to high level when SCL is high level.





Figure 5 I²C Start/Stop Condition Timing

Data Validation

awinic

When SCL is high level, SDA level must be constant. SDA can be changed only when SCL is low level.






ACK (Acknowledgement)

ACK means the successful transfer of I²C bus data. After master sends 8bits data, SDA must be released; SDA is pulled to GND by slave device when slave acknowledges.

When master reads, slave device sends 8bit data, releases the SDA and waits for ACK from master. If ACK is send and I²C stop is not send by master, slave device sends the next data. If ACK is not send by master, slave device stops to send data and waits for I²C stop.



Device Address

The I²C device address (7-bit, followed by the R/W bit (Read=1/Write=0)) of AW9818E depends on the AD pin status. When AD level is low, the I²C address is 0x3A; when AD level is high, the I²C address is 0x3B.

| 0 1 | 1 | 1 0 | 1 | AD | R/W |
|-----|---|-----|---|----|-----|
|-----|---|-----|---|----|-----|

(AD value must be equal to the value of AD pin)

Figure 8 Device Address

Write Cycle


awinic

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock (SCL). Consequently, throughout the clock's high period, the data should remain stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data should be sent during the low SCL state. This protocol allows a single data line to transfer both command/control information and data using the synchronous serial clock.

Each data transaction is composed of a Start Condition, a number of byte transfers (set by the software) and a Stop Condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit first. After each byte, an Acknowledge signal must follow.

In a write process, the following steps should be followed:

- Master device generates START condition. The "START" signal is generated by lowering the SDA signal while the SCL signal is high.
- b) Master device sends slave address (7-bit) and the data direction bit (R/W = 0).
- c) Slave device sends acknowledge signal if the slave address is correct.
- d) Master sends control register address (8-bit)
- e) Slave sends acknowledge signal
- f) Master sends data byte to be written to the addressed register
- g) Slave sends acknowledge signal
- h) If master will send further data bytes the control register address will be incremented by one after acknowledge signal (repeat step f and g)
- i) Master generates STOP condition to indicate write cycle end




Read Cycle

In a read cycle, the following steps should be followed:

- a) Master device generates START condition
- b) Master device sends slave address (7-bit) and the data direction bit (R/W = 0).
- c) Slave device sends acknowledge signal if the slave address is correct.
- d) Master sends control register address (8-bit)
- e) Slave sends acknowledge signal
- f) Master generates STOP condition followed with START condition or REPEAT START condition
- g) Master device sends slave address (7-bit) and the data direction bit (R/W = 1).
- h) Slave device sends acknowledge signal if the slave address is correct.
- i) Slave sends data byte from addressed register.
- j) If the master device sends acknowledge signal, the slave device will increase the control register address by one, then send the next data from the new addressed register.

k) If the master device generates STOP condition, the read cycle is ended.



OPERATING MODE

awinic

In AW9818E, there are three work modes available: Shut-down, Standby and Active mode.

Shut-down Mode


AW9818E enters into the shut-down mode when SHDN level is pulled to low. After AW9818E pull SHDN to high level, internal state reset to the default value.

Standby Mode

AW9818E enters into standby mode automatically when pull SHDN to high level in shut-down mode or write 80H to SLEEP register by I²C interface in the active mode. In standby mode, internal data state will not be changed, LED drive is in shut-down state; the I²C interface is accessible, but only configuration registers can be operated.

Active mode

When 00H is written to SLEEP register by I²C interface in standby mode, AW9818E enters into the active mode. In this moment, internal state in AW9818E will be not changed.



RESET

AW9818E provide three reset modes: Power on reset, SHDN reset and soft reset mode.

Power on reset

When V_{DD} pin is powered on, AW9818E internal circuit will reset automatically. And all state registers will be reset to the default value.

SHDN reset

When SHDN pin is pulled to low level, AW9818E enter into the shut-down mode; AW9818E will enter into the standby mode when pull SHDN to high level in the shut-down mode, reset will be completed automatically.

Soft reset

AW9818E will trigger a soft reset after writing 01H to RSTN register by I²C interface. After reset, all the registers will be reset to the default value. After the soft reset command is send through the I²C interface, it takes at least 1ms for chip to acknowledge the new I²C command.

CLOCK INPUT AND OUTPUT CONTROL

AW9818E use the internal OSC clock (4MHz) as the default.

CLK_IO control bit can be used to select the internal OSC clock output or external clock input. CLK_SEL control bit select the internal OSC clock work or external clock work in clock input state. Clock input or output are both through CLKIO pin.

Permitting the clock input or output, it is expedient to synchronize the breathing time of LED when more AW9818E are cascaded.

INTERRUPT FUNCTION

AW9818E provide the interrupt output to main chipset. The function is used to synchronize the control signal in two different clock domains (main chipset and AW9818E). INTN pin is the open-drain output port, and need the external pull-up resistor (the recommend value is $4.7k\Omega$).

The interrupt function is available and can be enabled in individual breathing light work mode only. In matrix LED mode, AW9818E will disable the interrupt function automatically.

AW9818E will trigger an interrupt request and INTN pin will be pulled down after LED breathing complete. Reading the corresponding interrupt state bit of LED by I²C, interrupt will be cleared. 77 LEDs of AW9818E are corresponding to the interrupt state bits in registers INTN_LA1~INTN_LAB.

LED OPERATING MODE

AW9818E support 77 LEDs, and there are two available control mode: Individual LED breathing mode and matrix LED mode. The default control mode is individual LED breathing mode (Configure EN_ARRAY register to select). Using the awinic distinctive Free-Flash[™] technology, chipset will scan all columns one by one automatically, to realize 7 columns x 11 rows drive. C1~C7 are column scan ports, the scan frequency is 238Hz. R1~R11 are LED dimming drive ports, which will output different LED drive current when the scan column change.

By configuring the IMAX global register, 77 LEDs will select 10mA, 20mA (default), 30mA or 40mA as the max drive current.

| | I I | I | I | I | I | | | 1 |
|-----|-----------|-------|------|-----------|-----------|------|------|-----------|
| C1 | | | Hi-Z | | 1 | | | |
| C2 | | | | Hi-Z | | | | |
| C3 | | 600µs | | | Hi-Z | | | |
| C4 | | | | | | Hi-Z | | |
| C5 | | | 5. | 5µs | | | Hi-Z | |
| C6 | | | | | | | | Hi-Z |
| C7 | Hi-Z | | | | | | | |
| R1 | LA11 | LA12 | LA13 | LA14 | LA15 | LA16 | LA17 | |
| R2 | () | LA22 | LA23 | LA24 | LA25 | LA26 | LA27 | LA21 |
| R3 | LA31 | LA32 | LA33 | LA34 | LA35 | LA36 | LA37 | |
| R4 | LA41 | LA42 | LA43 | LA44 | LA45 | LA46 | | LA41 |
| R5 | LA51 | LA52 | LA53 | LA54 | LA55 | LA56 | LA57 | |
| R6 | LA61 | LA62 | LA63 | LA64 | LA65 | LA66 | LA67 | LA61 |
| R7 | LA71 | LA72 | LA73 | LA74 | LA75 | LA76 | LA77 | |
| R8 | LA81 | LA82 | LA83 | LA84 | LA85 | LA86 | LA87 | LA81 |
| R9 | LA91 | LA92 | LA93 | LA94 | LA95 | LA96 | LA97 | LA91 |
| R10 | | LAA2 | LAA3 | LAA4 | | LAA6 | LAA7 | LAA1 |
| R11 | LAB1 | LAB2 | LAB3 | LAB4 | | | LAB7 | LAB1 |

Figure 12

awinic

AW9818E LED scan drive operating theory

INDIVIDUAL LED BREATHING CONTROL MODE

AW9818E provide the full autonomous or half autonomous breathing mode to drive LED, the default is half autonomous breathing mode (controlled by FULL_FADE register).

77 LEDs are corresponding to 77 configuration registers (Register address 10H~5CH), each LED can be set the breathing time individually (FDTM configure register) and the max breathing brightness level (DIM configure register). AW9818E can set 64 levels DIM of max breathing brightness. In preselect configuration of the max breathing current, the autonomous breathing drive levels are 64 levels, that is to say, chipset can adjust (0/63)*DIM, (1/63)*DIM, ... (63/63)*DIM automatically.


After configured the breathing time and the brightness of each LED, LED will be powered on or off by the corresponding bits in registers LEDONi (60H~6AH). After breathing once, AW9818E will trigger an interrupt request automatically. The main chipset will clear the interrupt when reading the LED corresponding interrupt state register.

When the chipset enter into the active mode first time after power on, AW9818E will write the data of registers 10H~5CH to internal ASP automatically. AW9818E permits to update the LED parameter after the corresponding LED breathing complete (that is to say, data of the configure register can't be changed when LED is breathing). After the data updated, write the UPDATE register, the chipset will write the data of registers 10H~5CH to internal ASP again.

A) Half autonomous breathing mode

Druing half autonomous breathing mode, LED only complete one fade-in or one fade-out. There are four type time: 0s/0.5s/1s/2s to select for fade-in or fade-out. When changing the corresponding trigger bit from '0' to '1' in LEDONi(60H~6AH configure register), LED will fade-in automatically and trigger an


interrupt requeset; When the corresponding trigger bit changed from '1' to '0', LED fade-out automatically and trigger interrupt request.





awinic


AW9818E LED half autonomous breathing control flow







B) Full autonomous breathing mode

Druing full autonomous breathing mode, LED complete one period of fade-in and fade-out. There are four type time: 0s/0.5s/1s/2s to select for an full autonomous breathing period. When changing the corresponding trigger bit from '0' to '1' in LEDONi(60H~6AH configuration register), LED will complete an full autonomous breathing automatically and trigger an interrupt requeset. When LED starts the full autonomous breathing, we should set the corresponding trigger bit from '1' to '0' for the next full autonomous breathing.









AW9818E LED full autonomous breathing, interrupt trigger and clear

C) Matrix LED mode

awinic

AW9818E support 7X11 LED matrix, 77 LEDs are corresponding to 77 configure registers (register address 10H~5CH). Each LED can set the brightness level individually (DIM configure register). AW9818E can display the different brightness effect of static dot matrix. 64 brightness levels are (0/63)*IMAX,(1/63)*IMAX ··· (63/63)*IMAX.

Dot matrix pattern is set in the standby mode. When AW9818E enter into the active mode first time after power on, the data in registers 10H~5CH will be written to the internal ASP (dedicated processor), and the static pattern will be displayed in the LED matrix. AW9818E permits to update each LED parameter at any time. After data updated, writing the UPDATE register, chipset will write the data in registers 10H~5CH to ASP and the static pattern will be updated in LED matrix.




Figure 17

AW9818E LED matrix control flow

REGISTER DESCRIPTION

REGISTER LIST

| Address | Name | W/R | Description | Default Value |
|---------|----------|-----|--|------------------|
| 00H | ID | R | AW9818E chip ID | 18H |
| 01H | SLEEP | W/R | Sleep mode control | 80H |
| 02H | RSTN | W | Soft reset | 00H |
| 03H | LED_MODE | W/R | Global LED mode control | 10H |
| 04H | UPDATE | W | Update enable | 00H |
| 05H | CLK_SYS | W/R | Clock control | 00H |
| 06H | | | | |
| ~ | - | - | - | - |
| 0FH | | | | |
| 10H | LA11 | W | R1/C1 LED corresponding parameter configuration | 00H |
| 11H | LA21 | W | R2/C1 LED corresponding parameter configuration | 00H |
| 12H | LA31 | W | R3/C1 LED corresponding parameter configuration | 00H |
| 13H | LA41 | W | R4/C1 LED corresponding parameter configuration | 00H |
| 14H | LA51 | W | R5/C1 LED corresponding parameter configuration | 00H |
| 15H | LA61 | W | R6/C1 LED corresponding parameter configuration | 00H |
| 16H | LA71 | W | R7/C1 LED corresponding parameter configuration | 00H |
| 17H | LA81 | W | R8/C1 LED corresponding parameter configuration | 00H |
| 18H | LA91 | W | R9/C1 LED corresponding parameter configuration | 00H |
| 19H | LAA1 | W | R10/C1 LED corresponding parameter configuration | 00H |
| 1AH | LAB1 | W | R11/C1 LED corresponding parameter configuration | 00H |
| 1BH | LA12 | W | R1/C2 LED corresponding parameter configuration | 00H |
| 1CH | LA22 | W | R2/C2 LED corresponding parameter configuration | 00H |
| 1DH | LA32 | W | R3/C2 LED corresponding parameter configuration | 00H |
| 1EH | LA42 | W | R4/C2 LED corresponding parameter configuration | 00H |
| 1FH | LA52 | W | R5/C2 LED corresponding parameter configuration | 00H |
| 20H | LA62 | W | R6/C2 LED corresponding parameter configuration | 00H |
| 21H | LA72 | W | R7/C2 LED corresponding parameter configuration | 00H |
| 22H | LA82 | W | R8/C2 LED corresponding parameter configuration | 00H |
| 23H | LA92 | W | R9/C2 LED corresponding parameter configuration | 00H |
| 24H | LAA2 | W | R10/C2 LED corresponding parameter configuration | 00H |
| 25H | LAB2 | W | R11/C2 LED corresponding parameter configuration | 00H |
| 26H | LA13 | W | R1/C3 LED corresponding parameter configuration | 00H |
| 27H | LA23 | W | R2/C3 LED corresponding parameter configuration | 00H |
| 28H | LA33 | W | R3/C3 LED corresponding parameter configuration | 00H |
| 29H | LA43 | W | R4/C3 LED corresponding parameter configuration | 00H |
| 2AH | LA53 | Ŵ | R5/C3 LED corresponding parameter configuration | 00H |
| 2BH | LA63 | W | R6/C3 LED corresponding parameter configuration | 00H |
| 2CH | LA73 | W | R7/C3 LED corresponding parameter configuration | 00H |
| 2DH | LA83 | W | R8/C3 LED corresponding parameter configuration | 00H |
| 2EH | LA93 | W | R9/C3 LED corresponding parameter configuration | 00H |
| 2FH | LAA3 | W | R10/C3 LED corresponding parameter configuration | 00H |
| 30H | LAB3 | W | R11/C3 LED corresponding parameter configuration | 00H |
| 31H | LA14 | W | R1/C4 LED corresponding parameter configuration | 00H |
| 32H | LA24 | W | R2/C4 LED corresponding parameter configuration | 00H |
| 33H | LA34 | W | R3/C4 LED corresponding parameter configuration | 00H |
| 34H | LA44 | W | R4/C4 LED corresponding parameter configuration | 00H |
| 35H | LA54 | W | R5/C4 LED corresponding parameter configuration | 00H |
| 36H | LA64 | W | R6/C4 LED corresponding parameter configuration | 00H |
| 37H | LA74 | W | R7/C4 LED corresponding parameter configuration | 00H |
| 38H | LA84 | W | R8/C4 LED corresponding parameter configuration | 00H |
| 39H | LA94 | W | R9/C4 LED corresponding parameter configuration | 00H |
| 3AH | LAA4 | W | R10/C4 LED corresponding parameter configuration | 00H |
| 3BH | LAB4 | W | R11/C4 LED corresponding parameter configuration | 00H |

awinic 上海艾为电子技术股份有限公司

| | | • | | |
|---|---|---|---|--|
| 3CH | LA15 | W | R1/C5 LED corresponding parameter configuration | 00H |
| 3DH | LA25 | W | R2/C5 LED corresponding parameter configuration | 00H |
| 3EH | LA35 | W | R3/C5 LED corresponding parameter configuration | 00H |
| 3FH | LA45 | W | R4/C5 LED corresponding parameter configuration | 00H |
| 40H | LA55 | W | R5/C5 LED corresponding parameter configuration | 00H |
| 41H | LA65 | W | R6/C5 LED corresponding parameter configuration | 00H |
| 42H | LA75 | W | R7/C5 LED corresponding parameter configuration | 00H |
| 43H | LA85 | W | R8/C5 LED corresponding parameter configuration | 00H |
| 44H | LA95 | W | R9/C5 LED corresponding parameter configuration | 00H |
| 45H | LAA5 | W | R10/C5 LED corresponding parameter configuration | 00H |
| 46H | LAB5 | W | R11/C5 LED corresponding parameter configuration | 00H |
| 47H | LA16 | W | R1/C6 LED corresponding parameter configuration | 00H |
| 48H | LA26 | W | R2/C6 LED corresponding parameter configuration | 00H |
| 49H | LA36 | W | R3/C6 LED corresponding parameter configuration | 00H |
| 4AH | LA46 | W | R4/C6 LED corresponding parameter configuration | 00H |
| 4BH | LA56 | W | R5/C6 LED corresponding parameter configuration | 00H |
| 4CH | LA66 | W | R6/C6 LED corresponding parameter configuration | 00H |
| 4DH | LA76 | W | R7/C6 LED corresponding parameter configuration | 00H |
| 4EH | LA86 | W | R8/C6 LED corresponding parameter configuration | 00H |
| 4FH | LA96 | W | R9/C6 LED corresponding parameter configuration | 00H |
| 50H | LAA6 | W | R10/C6 LED corresponding parameter configuration | 00H |
| 51H | LAB6 | W | R11/C6 LED corresponding parameter configuration | 00H |
| 52H | LA17 | W | R1/C7 LED corresponding parameter configuration | 00H |
| 53H | LA17 | W | R2/C7 LED corresponding parameter configuration | 00H |
| 54H | LA27 | W | R3/C7 LED corresponding parameter configuration | 00H |
| 55H | LA37 LA77 | W | R4/C7 LED corresponding parameter configuration | 00H |
| 56H | LA77 LA57 | W | R4/C7 LED corresponding parameter configuration | 00H |
| 57H | LAS7 LA67 | W | | 00H |
| 57H 58H | | W | R6/C7 LED corresponding parameter configuration | 00H 00H |
| | LA77 LA87 | W | R7/C7 LED corresponding parameter configuration | 00H 00H |
| 59H | | W | R8/C7 LED corresponding parameter configuration | 00H 00H |
| 5AH | LA97 | W | R9/C7 LED corresponding parameter configuration | |
| 5BH 5CH | LAA7 | W | R10/C7 LED corresponding parameter configuration | 00H 00H |
| | LAB7 | VV | R11/C7 LED corresponding parameter configuration | UUH |
| 5DH | | | | |
| ~ | - | - | - | - |
| 5FH | | | Trigger control of 7 CDc in D1 row | 0011 |
| 60H | LEDON1 | W/R | Trigger control of 7 LEDs in R1 row | 00H |
| <u>61H</u> | LEDON2 | W/R | Trigger control of 7 LEDs in R2 row | 00H |
| 62H | LEDON3 | W/R | Trigger control of 7 LEDs in R3 row | 00H |
| 63H | LEDON4 | W/R | Trigger control of 7 LEDs in R4 row | 00H |
| 64H | LEDON5 | W/R | Trigger control of 7 LEDs in R5 row | 00H |
| 65H | LEDON6 | W/R | Trigger control of 7 LEDs in R6 row | 00H |
| 66H | LEDON7 | W/R | Trigger control of 7 LEDs in R7 row | 00H |
| 67H | | W/R | Trigger control of 7 LEDs in R8 row | 00H |
| | LEDON8 | | | |
| 68H | LEDON9 | W/R | Trigger control of 7 LEDs in R9 row | 00H |
| 69H | LEDON9 LEDONA | W/R W/R | Trigger control of 7 LEDs in R10 row | 00H |
| 69H 6AH | LEDON9 | W/R | | |
| 69H | LEDON9 LEDONA | W/R W/R | Trigger control of 7 LEDs in R10 row | 00H |
| 69H 6AH 6BH ~ | LEDON9 LEDONA | W/R W/R | Trigger control of 7 LEDs in R10 row | 00H |
| 69H 6AH 6BH ~ 6FH | LEDON9 LEDONA LEDONB | W/R W/R W/R | Trigger control of 7 LEDs in R10 row Trigger control of 7 LEDs in R11 row - | 00H 00H - |
| 69H 6AH 6BH ~ 6FH 70H | LEDON9 LEDONA LEDONB - INTN_LA1 | W/R W/R W/R - R | Trigger control of 7 LEDs in R10 row Trigger control of 7 LEDs in R11 row - Interrupt state of 7 LEDs in R1 row | 00H 00H - 00H |
| 69H 6AH 6BH ~ 6FH 70H 71H | LEDON9 LEDONA LEDONB | W/R W/R W/R - R R | Trigger control of 7 LEDs in R10 row Trigger control of 7 LEDs in R11 row - Interrupt state of 7 LEDs in R1 row Interrupt state of 7 LEDs in R2 row | 00H 00H - 00H 00H |
| 69H 6AH 6BH ~ 6FH 70H | LEDON9 LEDONA LEDONB - INTN_LA1 | W/R W/R W/R - R | Trigger control of 7 LEDs in R10 row Trigger control of 7 LEDs in R11 row - Interrupt state of 7 LEDs in R1 row | 00H 00H - 00H |
| 69H 6AH 6BH ~ 6FH 70H 71H | LEDON9 LEDONA LEDONB - INTN_LA1 INTN_LA2 | W/R W/R W/R - R R | Trigger control of 7 LEDs in R10 row Trigger control of 7 LEDs in R11 row - Interrupt state of 7 LEDs in R1 row Interrupt state of 7 LEDs in R2 row | 00H 00H - 00H 00H |
| 69H 6AH 6BH ~ 6FH 70H 71H 72H | LEDON9 LEDONA - INTN_LA1 INTN_LA2 INTN_LA3 | W/R W/R - R R R | Trigger control of 7 LEDs in R10 row Trigger control of 7 LEDs in R11 row - Interrupt state of 7 LEDs in R1 row Interrupt state of 7 LEDs in R2 row Interrupt state of 7 LEDs in R3 row | 00H 00H - 00H 00H 00H |
| 69H 6AH 6BH ~ 6FH 70H 71H 72H 73H | LEDON9 LEDONA - INTN_LA1 INTN_LA2 INTN_LA3 INTN_LA4 | W/R W/R - R R R R R | Trigger control of 7 LEDs in R10 row Trigger control of 7 LEDs in R11 row - Interrupt state of 7 LEDs in R1 row Interrupt state of 7 LEDs in R2 row Interrupt state of 7 LEDs in R3 row Interrupt state of 7 LEDs in R4 row | 00H 00H - 00H 00H 00H 00H |
| 69H 6AH 6BH ~ 6FH 70H 71H 72H 73H 73H | LEDON9 LEDONA LEDONB - INTN_LA1 INTN_LA2 INTN_LA3 INTN_LA4 INTN_LA5 | W/R W/R - R R R R R R | Trigger control of 7 LEDs in R10 row Trigger control of 7 LEDs in R11 row - Interrupt state of 7 LEDs in R1 row Interrupt state of 7 LEDs in R2 row Interrupt state of 7 LEDs in R3 row Interrupt state of 7 LEDs in R4 row Interrupt state of 7 LEDs in R5 row Interrupt state of 7 LEDs in R5 row Interrupt state of 7 LEDs in R6 row | 00H 00H - 00H 00H 00H 00H 00H |
| 69H 6AH 6BH ~ 6FH 70H 71H 72H 73H 73H 74H 75H | LEDON9 LEDONA LEDONB - INTN_LA1 INTN_LA2 INTN_LA3 INTN_LA3 INTN_LA4 INTN_LA5 INTN_LA6 INTN_LA7 | W/R W/R - R R R R R R R R R R | Trigger control of 7 LEDs in R10 row Trigger control of 7 LEDs in R11 row - Interrupt state of 7 LEDs in R1 row Interrupt state of 7 LEDs in R2 row Interrupt state of 7 LEDs in R3 row Interrupt state of 7 LEDs in R4 row Interrupt state of 7 LEDs in R5 row Interrupt state of 7 LEDs in R5 row Interrupt state of 7 LEDs in R6 row Interrupt state of 7 LEDs in R7 row | 00H 00H - 00H 00H 00H 00H 00H 00H |
| 69H 6AH 6BH ~ 6FH 70H 71H 72H 73H 73H 73H 75H 76H | LEDON9 LEDONA LEDONB - INTN_LA1 INTN_LA2 INTN_LA3 INTN_LA3 INTN_LA5 INTN_LA6 | W/R W/R - R R R R R R R R | Trigger control of 7 LEDs in R10 row Trigger control of 7 LEDs in R11 row - Interrupt state of 7 LEDs in R1 row Interrupt state of 7 LEDs in R2 row Interrupt state of 7 LEDs in R3 row Interrupt state of 7 LEDs in R4 row Interrupt state of 7 LEDs in R5 row Interrupt state of 7 LEDs in R5 row Interrupt state of 7 LEDs in R6 row | 00H 00H - 00H 00H 00H 00H 00H 00H 00H |



| un. | 2019 | VI | |
|-----|------|----|--|
| | | | |

| _ | | | | | |
|---|-----|----------|---|--------------------------------------|-----|
| | 7AH | INTN_LAB | R | Interrupt state of 7 LEDs in R11 row | 00H |

DETAILED REGISTER DESCRIPTION

00H: ID, Chip ID register (Default:18H)

| BIT | Name | W/R | Description | Default Value |
|-----|------|-----|------------------------|---------------|
| 7:0 | ID | R | AW9818E chip ID is 18H | 18 |

01H: SLEEP, Sleep mode control register (Default:80H)

| BIT | Name | W/R | Description | Default Value |
|-----|-------|-----|---|---------------|
| 7 | SLEEP | W/R | Sleep mode control bit: 1: Sleep mode 0: Enable, enter into active mode | 1 |
| 6:0 | - | - | - | - |

02H: RSTN, Reset control register (Default:00H)

| BIT | Name | W/R | Description | Default Value |
|-----|---------|-----|--|---------------|
| 7:0 | SW_RSTN | W | Soft reset control, reset all digital register unit. Write '0x01' to reset. | 0 |

03H: LED_MODE, LED mode control register (Default:10H)

| BIT | Name | W/R | Description | Default Value |
|-----|-----------|-----|--|---------------|
| 7:6 | - | - | - | - |
| 5:4 | IMAX | W/R | LED max drive current selection: 00: 10mA 01: 20mA 10: 30mA 11: 40mA | 01 |
| 3:2 | - | - | - | - |
| 1 | EN_ARRAY | W/R | LED matrix mode enable: 0: Control each LED channel individually 1: 77 LEDs compose 7X11 LED matrix | 0 |
| 0 | FULL_FADE | W/R | Breathing mode selection of LED full or half single period: 0: Half single breathing mode 1: Full single breathing mode | 0 |

04H: UPDAT, 77 LEDs parameter update control register (Default:00H)

| BIT | Name | W/R | Description | Default Value |
|-----|--------|-----|---|---------------|
| 7:1 | - | - | - | - |
| 0 | UPDATE | W | Update data in register 10H~5CH to internal dedicate processor: Write '0x81' to update 7X11 data | 0 |

05H: CLK_SYS, Clock control register (Default:00H)

| BIT | Name | W/R | Description | Default Value |
|-----|---------|-----|--|---------------|
| 7:2 | - | - | - | - |
| 1 | CLK_IO | W/R | Clock input or output selection: 0: Clock input 1: Clock output, output internal OSC frequency | 0 |
| 0 | CLK_SEL | W/R | Clock source selection: 0: Internal OSC clock frequency 4MHz 1: External clock input | 0 |

| BIT | Name | W/R | Description | Default Value |
|-----|------|-----|--|------------------|
| 7:6 | FDTM | W | LED autonomous breathing time setting, Availablewhen EN_ARRAY=10 :FULL_FADE=0FULL_FADE=100No fade-in/fade-outNo fade-in/fade-out010.5s1s101s2s112s4s | 00 |
| 5:0 | DIM | W | Control LED drive current, linearity and 64 levels 00H: 0 mA (LED OFF) 01H: (1/63)*IMAX mA 02H: (2/63)*IMAX mA 3FH: (63/63)*IMAX mA | 00 |

60H~6AH: LEDONi (i=1~B), Row i LED trigger control (Default:00H)

| BIT | Name | W/R | Description | Default Value |
|-----|---------|-----|---|---------------|
| 7 | - | - | - | - |
| 6 | LEDONi7 | W/R | Row i, C7 column trigger control: FULL_FADE=0: 0: LED fade-out trigger 1: LED fade-in trigger FULL_FADE=1: 0: Clear trigger state 1: LED trigger a fade-in and fade-out process | 0 |
| 5 | LEDONi6 | W/R | Row i, C6 column trigger control: FULL_FADE=0: 0: LED fade-out trigger 1: LED fade-in trigger FULL_FADE=1: 0: Clear trigger state 1: LED trigger a fade-in and fade-out process | 0 |
| 4 | LEDONi5 | W/R | Row i, C5 column trigger control: FULL_FADE=0: 0: LED fade-out trigger 1: LED fade-in trigger FULL_FADE=1: 0: Clear trigger state 1: LED trigger a fade-in and fade-out process | 0 |
| 3 | LEDONi4 | W/R | Row i, C4 column trigger control: FULL_FADE=0: 0: LED fade-out trigger 1: LED fade-in trigger FULL_FADE=1: 0: Clear trigger state 1: LED trigger a fade-in and fade-out process | 0 |
| 2 | LEDONi3 | W/R | Row i, C3 column trigger control: FULL_FADE=0: 0: LED fade-out trigger 1: LED fade-in trigger FULL_FADE=1: 0: Clear trigger state 1: LED trigger a fade-in and fade-out process | 0 |
| 1 | LEDONi2 | W/R | Row i, C2 column trigger control: FULL_FADE=0: 0: LED fade-out trigger 1: LED fade-in trigger FULL_FADE=1: 0: Clear trigger state 1: LED trigger a fade-in and fade-out process | 0 |
| 0 | LEDONi1 | W/R | Row i, C1 column trigger control: FULL_FADE=0: 0: LED fade-out trigger 1: LED fade-in trigger FULL_FADE=1: 0: Clear trigger state 1: LED trigger a fade-in and fade-out process | 0 |


70H~7AH: INTN_LAi (i=1~B), Row i LED interrupt state register (Default:00H)

| BIT | Name | W/R | Description | Default Value |
|-----|-----------|-----|---|---------------|
| 7 | - | - | - | - |
| 6 | INTN_Lay7 | R | Row y, column 7 interrupt state: 0: No interrupt 1: Interrupt | 0 |


| aw | | 艾力电 ghai awin | 子技朮股份有眼公司 hic technology co., ltd. | AW9818E Jun. 2019 V1.1 |
|----|-----------|-------------------------|---|----------------------------------|
| 5 | INTN_Lay6 | R | Row y, column 6 interrupt state: 0: No interrupt 1: Interrupt | 0 |
| 4 | INTN_Lay5 | R | Row y, column 5 interrupt state: 0: No interrupt 1: Interrupt | 0 |
| 3 | INTN_LAy4 | R | Row y, column 4 interrupt state: 0: No interrupt 1: Interrupt | 0 |
| 2 | INTN_Lay3 | R | Row y, column 3 interrupt state: 0: No interrupt 1: Interrupt | 0 |
| 1 | INTN_Lay2 | R | Row y, column 2 interrupt state: 0: No interrupt 1: Interrupt | 0 |
| 0 | INTN_Lay1 | R | Row y, column 1 interrupt state: 0: No interrupt 1: Interrupt | 0 |

TAPE AND REEL INFORMATION

awinic



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




All Dimensions are nominal


| D1 (mm) | D0 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P0 (mm) | P1 (mm) | P2 (mm) | W (mm) | Pin1 Quadrant |
|------------|------------|------------|------------|------------|------------|------------|------------|-----------|---------------|
| 330 | 12.4 | 4.3 | 4.3 | 1.1 | 2 | 8 | 4 | 12 | Q1 |

PACKAGE DESCRIPTION

awinic



RECOMMENDED LAND PATTERN



TOP VIEW



REVISION HISTORY

| Version | Date | Revision Record |
|---------|-----------|---|
| V1.0 | Aug. 2018 | First officially release |
| V1.1 | Jun. 2019 | Modify the software reset descriptionpage12 |

DISCLAIMER

Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.



单击下面可查看定价,库存,交付和生命周期等信息

>>AWINIC(艾为)