Critical Conduction Mode PFC Controller Utilizing a Transconductance Error Amplifier

The NCP1608 is an active power factor correction (PFC) controller specifically designed for use as a pre−converter in ac−dc adapters, electronic ballasts, and other medium power off−line converters (typically up to 350 W). It uses critical conduction mode (CrM) to ensure near unity power factor across a wide range of input voltages and output power. The NCP1608 minimizes the number of external components by integrating safety features, making it an excellent choice for designing robust PFC stages. It is available in a SOIC−8 package.

General Features

- Near Unity Power Factor
- No Input Voltage Sensing Requirement
- Latching PWM for Cycle−by−Cycle On Time Control (Voltage Mode)
- Wide Control Range for High Power Application (>150 W) Noise Immunity
- Transconductance Error Amplifier
- High Precision Voltage Reference (±1.6% Over the Temperature Range)
- Very Low Startup Current Consumption $(\leq 35 \mu A)$
- Low Typical Operating Current Consumption (2.1 mA)
- Source 500 mA/Sink 800 mA Totem Pole Gate Driver
- Undervoltage Lockout with Hysteresis
- Pin−to−Pin Compatible with Industry Standards
- This is a Pb−Free and Halide−Free Device

Safety Features

- Overvoltage Protection
- Undervoltage Protection
- Open/Floating Feedback Loop Protection
- Overcurrent Protection
- Accurate and Programmable On Time Limitation

Typical Applications

- Solid State Lighting
- Electronic Light Ballast
- AC Adapters, TVs, Monitors
- All Off−Line Appliances Requiring Power Factor Correction

ON Semiconductor®

www.onsemi.com

SOIC−8 D SUFFIX CASE 751

MARKING DIAGRAM

A = Assembly Location

 $L = Water Lot$

-

- $W = Work Week$
	- = Pb−Free Package

PIN CONNECTION

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

 $Y = Year$

Figure 2. Block Diagram

Table 1. PIN FUNCTION DESCRIPTION

Table 2. MAXIMUM RATINGS

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. This device series contains ESD protection and exceeds the following tests:

Pins 1– 8: Human Body Model 2000 V per JEDEC Standard JESD22−A114E.

Pins 1– 8: Machine Model Method 200 V per JEDEC Standard JESD22−A115−A.

2. This device contains Latch−Up protection and exceeds ±100 mA per JEDEC Standard JESD78.

3. As mounted on a 40x40x1.5 mm FR4 substrate with a single layer of 80 mm² of 2 oz copper traces and heat spreading area. As specified for a JEDEC 51 low conductivity test PCB. Test conditions were under natural convection or zero air flow.

4. As mounted on a 40x40x1.5 mm FR4 substrate with a single layer of 650 mm² of 2 oz copper traces and heat spreading area. As specified for a JEDEC 51 high conductivity test PCB. Test conditions were under natural convection or zero air flow.

5. For coldest temperature, QA sampling at −40°C in production and −55°C specification is Guaranteed by Characterization.

Table 3. ELECTRICAL CHARACTERISTICS

 $\rm V_{FB}$ = 2.4 V, $\rm V_{Control}$ = 4 V, Ct = 1 nF, $\rm V_{CS}$ = 0 V, $\rm V_{ZCD}$ = 0 V, $\rm C_{DPV}$ = 1 nF, $\rm V_{CC}$ = 12 V, unless otherwise specified (For typical values, T_J = 25°C. For min/max values, T_J = −55°C to 125°C (Note [6\)](#page-4-0), V_{CC} = 12 V, unless otherwise specified)

OVERVOLTAGE AND UNDERVOLTAGE PROTECTION

ERROR AMPLIFIER

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

[6.](#page-4-0) For coldest temperature, QA sampling at −40°C in production and −55°C specification is Guaranteed by Characterization.

Table [3.](#page-3-0) ELECTRICAL CHARACTERISTICS (Continued)

 $\rm V_{FB}$ = 2.4 V, $\rm V_{Control}$ = 4 V, Ct = 1 nF, $\rm V_{CS}$ = 0 V, $\rm V_{ZCD}$ = 0 V, $\rm C_{DPV}$ = 1 nF, $\rm V_{CC}$ = 12 V, unless otherwise specified (For typical values, T_J = 25°C. For min/max values, T_J = −55°C to 125°C (Note 6), V_{CC} = 12 V, unless otherwise specified)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

6. For coldest temperature, QA sampling at −40°C in production and −55°C specification is Guaranteed by Characterization.

6.0 170 (ns) tPWM, PWM PROPAGATION DELAY (ns) V Ct(MAX), Ct PEAK VOLTAGE (V) VCt(MAX), Ct PEAK Distribution t_{PWM}, PWM PROPAGATION DELAY 160 5.5 150 140 5.0 130 120 4.5 110 4.0 -50 100 -50 −50 −25 0 25 50 75 100 150 125 150 −50 −25 0 25 50 75 100 125 150 T_J, JUNCTION TEMPERATURE (°C) T_J, JUNCTION TEMPERATURE (°C) **Figure 15. Ct Peak Voltage vs. Junction Figure 16. PWM Propagation Delay vs.** VILIM, CURRENT SENSE VOLTAGE THRESHOLD (V) VILIM, CURRENT SENSE VOLTAGE THRESHOLD (V) **Temperature Junction Temperature** 0.520 220 LEADING EDGE BLANKING DUt_{LEB}, LEADING EDGE BLANKING DU-0.515 0.510 210 RATION (ns) 0.505 RATION (ns) 0.500 0.495 0.490 190 0.485 tue. 0.480 180 -50 150 −50 −25 0 25 50 75 100 125 −50 150 −25 0 25 50 75 100 125 T_J , JUNCTION TEMPERATURE (°C) T_J , JUNCTION TEMPERATURE (°C) **Figure 18. Leading Edge Blanking Duration vs. Figure 17. Current Sense Voltage Threshold vs. Junction Temperature Junction Temperature** 190 18 <u>ඉ</u>
3 185 t_{start}, MAXIMUM OFF TIME IN AB-16 SENCE OF ZCD TRANSITION (- R_{OL} DRIVE RESISTANCE (2) 14 180 DRIVE RESISTANCE (12 175 10 170 8 R_{OL} 165 6 160 4 155 2 150 -50 0 -50 −50 −25 0 25 50 75 100 125 150 -50 -25 0 25 50 75 100 125 150 −50 −25 0 25 50 75 100 125 T_J , JUNCTION TEMPERATURE (°C) T_J , JUNCTION TEMPERATURE (°C) **Figure 19. Maximum Off Time in Absence of Figure 20. Drive Resistance vs. Junction**

TYPICAL CHARACTERISTICS

www.onsemi.com 8 Downloaded From [Oneyac.com](https://www.oneyac.com) **Temperature**

ZCD Transition vs. Junction Temperature

Introduction

The NCP1608 is a voltage mode, power factor correction (PFC) controller designed to drive cost−effective pre-converters to comply with line current harmonic regulations. This controller operates in critical conduction mode (CrM) suitable for applications up to 350 W. Its voltage mode scheme enables it to obtain near unity power factor without the need for a line-sensing network. A high precision transconductance error amplifier regulates the output voltage. The controller implements comprehensive safety features for robust designs.

The key features of the NCP1608 are:

- Constant On Time (Voltage Mode) CrM Operation. A high power factor is achieved without the need for input voltage sensing. This enables low standby power consumption.
- Accurate and Programmable On Time Limitation. The NCP1608 uses an accurate current source and an external capacitor to generate the on time.
- Wide Control Range. In high power applications $(> 150 \text{ W})$, inadvertent skipping can occur at high input voltage and high output power if noise immunity is not provided. The noise immunity provided by the NCP1608 prevents inadvertent skipping.
- High Precision Voltage Reference. The error amplifier reference voltage is guaranteed at $2.5 \text{ V } \pm 1.6\%$ over process and temperature. This results in accurate output voltages.
- Low Startup Current Consumption. The current consumption is reduced to a minimum $\left($ < 35 μ A) during startup, enabling fast, low loss charging of V_{CC} . The NCP1608 includes undervoltage lockout and provides sufficient V_{CC} hysteresis during startup to reduce the value of the V_{CC} capacitor.
- Powerful Output Driver. A Source 500 mA/Sink 800 mA totem pole gate driver enables rapid turn on and turn off times. This enables improved efficiencies and the ability to drive higher power MOSFETs. A combination of active and passive circuits ensures that the driver output voltage does not float high if V_{CC} does not exceed V_{CC(on)}.
- Accurate Fixed Overvoltage Protection (OVP). The OVP feature protects the PFC stage against excessive output overshoots that may damage the system. Overshoots typically occur during startup or transient loads.
- Undervoltage Protection (UVP). The UVP feature protects the system if there is a disconnection in the power path to C_{bulk} (i.e. C_{bulk} is unable to charge).
- Protection Against Open Feedback Loop. The OVP and UVP features protect against the disconnection of the output divider network to the FB pin. An internal resistor (R_{FB}) protects the system when the FB pin is floating (Floating Pin Protection, FPP).
- Overcurrent Protection (OCP). The inductor peak current is accurately limited on a cycle-by-cycle basis. The maximum inductor peak current is adjustable by modifying the current sense resistor. An integrated LEB filter reduces the probability of noise inadvertently triggering the overcurrent limit.
- Shutdown Feature. The PFC pre-converter is shutdown by forcing the FB pin voltage to less than V_{UVP} . In shutdown mode, the I_{CC} current consumption is reduced and the error amplifier is disabled.

Application Information

Most electronic ballasts and switching power supplies use a diode bridge rectifier and a bulk storage capacitor to produce a dc voltage from the utility ac line (Figure 24). This DC voltage is then processed by additional circuitry to drive the desired output.

Figure 24. Typical Circuit without PFC

This rectifying circuit consumes current from the line when the instantaneous ac voltage exceeds the capacitor voltage. This occurs near the line voltage peak and the resulting current is non-sinusoidal with a large harmonic content. This results in a reduced power factor (typically < 0.6). Consequently, the apparent input power is higher than the real power delivered to the load. If multiple devices are connected to the same input line, the effect increases and a "line sag" is produced (Figure 25).

Figure 25. Typical Line Waveforms without PFC

Government regulations and utilities require reduced line current harmonic content. Power factor correction is implemented with either a passive or an active circuit to comply with regulations. Passive circuits contain a combination of large capacitors, inductors, and rectifiers that operate at the ac line frequency. Active circuits use a

high frequency switching converter to regulate the input current harmonics. Active circuits operate at a higher frequency, which enables them to be physically smaller, weigh less, and operate more efficiently than a passive circuit. With proper control of an active PFC stage, almost any complex load emulates a linear resistance, which

significantly reduces the harmonic current content. Active PFC circuits are the most popular way to meet harmonic content requirements because of the aforementioned benefits. Generally, active PFC circuits consist of inserting a PFC pre−converter between the rectifier bridge and the bulk capacitor (Figure 26).

Figure 26. Active PFC Pre−Converter with the NCP1608

The boost (or step up) converter is the most popular topology for active power factor correction. With the proper control, it produces a constant voltage while consuming a sinusoidal current from the line. For medium power (< 350 W) applications, CrM is the preferred control method. CrM occurs at the boundary between discontinuous conduction mode (DCM) and continuous

conduction mode (CCM). In CrM, the driver on time begins when the boost inductor current reaches zero. CrM operation is an ideal choice for medium power PFC boost stages because it combines the reduced peak currents of CCM operation with the zero current switching of DCM operation. The operation and waveforms in a PFC boost converter are illustrated in Figure 27.

Figure 27. Schematic and Waveforms of an Ideal CrM Boost Converter

When the switch is closed, the inductor current increases linearly to the peak value. When the switch opens, the inductor current linearly decreases to zero. When the inductor current decreases to zero, the drain voltage of the switch (V_{drain}) is floating and begins to decrease. If the next switching cycle does not begin, then V_{drain} rings towards Vin. A derivation of equations found in AND8123 leads to the result that high power factor in CrM operation is achieved when the on time (t_{on}) of the switch is constant during an ac cycle and is calculated using Equation 1.

$$
t_{on} = \frac{2 \cdot P_{out} \cdot L}{\eta \cdot \text{Vac}^2}
$$
 (eq. 1)

Where P_{out} is the output power, L is the inductor value, η is the efficiency, and Vac is the rms input voltage.

A description of the switching over an ac line cycle is illustrated in Figure 28. The on time is constant, but the off time varies and is dependent on the instantaneous line voltage. The constant on time causes the peak inductor current $(I_{L(peak)})$ to scale with the ac line voltage. The NCP1608 represents an ideal method to implement a constant on time CrM control in a cost−effective and robust solution by incorporating an accurate regulation circuit, a low current consumption startup circuit, and advanced protection features.

Figure 28. Inductor Waveform During CrM Operation

Error Amplifier Regulation

The NCP1608 regulates the boost output voltage using an internal error amplifier (EA). The negative terminal of the EA is pinned out to FB, the positive terminal is connected to a 2.5 V \pm 1.6% reference (V_{REF}), and the EA output is pinned out to Control (Figure 29).

A feature of using a transconductance error amplifier is that the FB pin voltage is only determined by the resistor divider network connected to the output voltage, not the operation of the amplifier. This enables the FB pin to be used for sensing overvoltage or undervoltage conditions independently of the error amplifier.

Figure 29. Error Amplifier and On Time Regulation Circuits

A resistor divider (R_{out1} and R_{out2}) scales down the boost output voltage (V_{out}) and is connected to the FB pin. If the output voltage is less than the target output voltage, then VFB is less than VREF and the EA increases the control voltage (V_{Control}). This increases the on time of the driver, which increases the power delivered to the output. The increase in delivered power causes V_{out} to increase until the target output voltage is achieved. Alternatively, if V_{out} is greater than the target output voltage, then V_{Control} decreases to cause the on time to decrease until V_{out} decreases to the target output voltage. This cause and effect regulates V_{out} so that the scaled down V_{out} that is applied to FB through R_{out1} and R_{out2} is equal to V_{REF} . The presence of R_{FB} (4.6 M Ω typical value) for FPP is included in the divider network calculation.

The output voltage is set using Equation 2:

$$
V_{\text{out}} = V_{\text{REF}} \cdot \left(R_{\text{out1}} \cdot \frac{R_{\text{out2}} + R_{\text{FB}}}{R_{\text{out2}} \cdot R_{\text{FB}}} + 1\right) \text{ (eq. 2)}
$$

The divider network bias current is selected to optimize the tradeoff of noise immunity and power dissipation. R_{out1} is calculated using the bias current and output voltage using Equation 3:

$$
R_{\text{out1}} = \frac{V_{\text{out}}}{I_{\text{bias(out)}}}
$$
 (eq. 3)

Where I_{bias(out)} is the output divider network bias current. R_{out2} is dependent on V_{out} , R_{out1} , and R_{FB} . Rout2 is calculated using Equation 4:

$$
R_{out2} = \frac{R_{out1} \cdot R_{FB}}{R_{FB} \cdot \left(\frac{V_{out}}{V_{REF}} - 1\right) - R_{out1}}
$$
 (eq. 4)

The PFC stage consumes a sinusoidal current from a sinusoidal line voltage. The converter provides the load with a power that matches the average demand only. The output capacitor (C_{bulk}) compensates for the difference between the delivered power and the power consumed by the load. When the power delivered to the load is less than the power consumed by the load, C_{bulk} discharges. When the delivered power is greater than the power consumed by the load, C_{bulk} charges to store the excess energy. The situation is depicted in Figure 30.

Figure 30. Output Voltage Ripple for a Constant Output Power

Due to the charging/discharging of C_{bulk} , V_{out} contains a ripple at a frequency of either 100 Hz (for a 50 Hz line frequency in Europe) or 120 Hz (for a 60 Hz line frequency in the USA). The V_{out} ripple is attenuated by the regulation loop to ensure V_{Control} is constant during the ac line cycle for the proper shaping of the line current. To ensure V_{Control} is constant during the ac line cycle, the loop bandwidth is typically set below 20 Hz. A type 1 compensation network consists of a capacitor (C_{COMP}) connected between the Control and ground pins (see Figure [1](#page-1-0)). The capacitor value that sets the loop bandwidth is calculated using Equation 5:

$$
C_{\text{COMP}} = \frac{gm}{2 \cdot \pi \cdot f_{\text{CROS}}} \tag{eq.5}
$$

Where f_{CROS} is the crossover frequency and gm is the error amplifier transconductance. The crossover frequency is set below 20 Hz.

On Time Sequence

The switching pattern consists of constant on times and variable off times for a given rms input voltage and output load. The NCP1608 controls the on time with the capacitor connected to the Ct pin. A current source charges the Ct capacitor to a voltage derived from the Control pin voltage ($V_{Ct(off)}$). $V_{Ct(off)}$ is calculated using Equation 6:

$$
V_{\text{Ct(off)}} = V_{\text{Control}} - \text{Ct}_{\text{(offset)}} = \frac{2 \cdot P_{\text{out}} \cdot L \cdot I_{\text{charge}}}{\eta \cdot \text{Vac}^2 \cdot \text{Ct}} \quad (eq. 6)
$$

When $V_{Ct(off)}$ is reached, the drive turns off (Figure [31\)](#page-13-0).

Figure 31. On Time Generation

 V_{Control} varies with the rms input voltage and output load, which naturally satisfies Equation [1](#page-11-0). The on time is constant during the ac line cycle if the values of compensation components are sufficient to filter out the Vout ripple. The maximum on time of the controller occurs when V_{Control} is at the maximum. The Ct capacitor is sized to ensure that the required on time is reached at maximum output power and the minimum input voltage condition. The on time is calculated using Equation 7:

$$
t_{on} = \frac{Ct \cdot V_{Ct(MAX)}}{I_{charge}}
$$
 (eq. 7)

Combining Equation 7 with Equation [1](#page-11-0), results in Equation 8:

$$
Ct \ge \frac{2 \cdot P_{out} \cdot L_{MAX} \cdot I_{charge}}{\eta \cdot \text{Vac}_{LL}^2 \cdot V_{Ct(MAX)}} \tag{eq.8}
$$

To calculate the minimum Ct value:

 $V_{\text{Ct}(MAX)} = 4.775 \text{ V}$ (minimum value),

 $I_{charge} = 297 \mu A$ (maximum value), Vac_{LL} is the minimum rms input voltage, and L_{MAX} is the maximum inductor value.

Off Time Sequence

In CrM operation, the on time is constant during the ac line cycle and the off time varies with the instantaneous input voltage. When the inductor current reaches zero, the drain voltage (V_{drain} in Figure [27\)](#page-10-0) resonates towards V_{in} . Measuring V_{drain} is a way to determine when the inductor current reaches zero. To measure the high voltage V_{drain} directly is generally not economical or practical. Instead, a winding is added to the boost inductor. This winding, called the Zero Current Detection (ZCD) winding, provides a scaled representation of the inductor voltage that is sensed by the controller. Figure 32 shows waveforms of ideal CrM operation using a ZCD winding.

Figure 32. Ideal CrM Waveforms Using a ZCD Winding

The voltage induced on the ZCD winding during the switch on time ($V_{ZCD(WIND),on}$) is calculated using Equation 9:

$$
V_{ZCD(WIND),on} = \frac{-V_{in}}{N_B : N_{ZCD}}
$$
 (eq. 9)

Where V_{in} is the instantaneous input voltage and $N_B:N_{ZCD}$ is the turns ratio of the boost winding to the ZCD winding.

The voltage induced on the ZCD winding during the switch off time $(V_{ZCD(WIND),off})$ is calculated using Equation 10:

$$
V_{ZCD(WIND),off} = \frac{V_{out} - V_{in}}{N_B : N_{ZCD}}
$$
 (eq. 10)

When the inductor current reaches zero, the ZCD pin voltage (V_{ZCD}) follows the ZCD winding voltage $(V_{ZCD(WIND)})$ and begins to decrease and ring towards zero volts. The NCP1608 detects the falling edge of V_{ZCD} and turns the driver on. To ensure that a ZCD event is not inadvertently detected, the NCP1608 logic verifies that V_{ZCD} exceeds $V_{ZCD(ARM)}$ and then senses that V_{ZCD} decreases to less than $V_{ZCD(TRIG)}$ (Figure [33\)](#page-14-0).

Figure 33. Implementation of the ZCD Block

This sequence achieves CrM operation. The maximum $V_{ZCD(ARM)}$ sets the maximum turns ratio and is calculated using Equation 11:

$$
N_{B}: N_{ZCD} \leq \frac{V_{out} - (\sqrt{2} \cdot \text{Vac}_{HL})}{V_{ZCD(ARM)}} \tag{eq. 11}
$$

Where Vac_{HL} is the maximum rms input voltage and $V_{ZCD(ARM)} = 1.55$ V (maximum value).

The NCP1608 prevents excessive voltages on the ZCD pin by clamping V_{ZCD} . When the ZCD winding is negative, the ZCD pin is internally clamped to $V_{CL(NEG)}$. Similarly, when the ZCD winding is positive, the ZCD pin is internally clamped to $V_{CL(POS)}$. A resistor (R_{ZCD} in Figure 33) is necessary to limit the current into the ZCD pin. The maximum ZCD pin current $(I_{ZCD(MAX)})$ is limited to less than 10 mA. R_{ZCD} is calculated using Equation 12:

$$
R_{ZCD} \ge \frac{\sqrt{2} \cdot \text{Vac}_{HL}}{I_{ZCD(MAX)} \cdot (N_B : N_{ZCD})}
$$
 (eq. 12)

The value of R_{ZCD} and the parasitic capacitance of the ZCD pin determine when the ZCD winding signal is detected and the drive turn on begins. A large R_{ZCD} value creates a long delay before detecting the ZCD event. In this case, the controller operates in DCM and the power factor is reduced. If the R_{ZCD} value is too small, the drive turns on when the drain voltage is high and efficiency is reduced. A popular strategy for selecting R_{ZCD} is to use the R_{ZCD} value that achieves minimum drain voltage turn on. This value is found experimentally. Figure 34 shows the realistic waveforms for CrM operation due to R_{ZCD} and the ZCD pin capacitance.

Figure 34. Realistic CrM Waveforms Using a ZCD Winding with R_{ZCD} and the ZCD Pin Capacitance

During the delay caused by R_{ZCD} and the ZCD pin capacitance, the equivalent drain capacitance ($C_{EO (drain)}$) discharges through the path shown in Figure 35.

Figure 35. Equivalent Drain Capacitance Discharge Path

 $C_{\text{EQ(drain)}}$ is the combined parasitic capacitances of the MOSFET, the diode, and the inductor. C_{in} is charged by the energy discharged by $C_{EO (drain)}$. The charging of C_{in} reverse biases the bridge rectifier and causes the input current (I_{in}) to decrease to zero. The zero input current causes THD to increase. To reduce THD, the ratio (t_{z}/T_{SW}) is minimized, where t_Z is the period from when $I_L = 0$ A to when the drive turns on. The ratio (t_{z} / T_{SW}) is inversely proportional to the square root of L.

During startup, there is no energy in the ZCD winding and no voltage signal to activate the ZCD comparators. This means that the drive never turns on. To enable the PFC stage to start under these conditions, an internal watchdog timer (t_{start}) is integrated into the controller. This timer turns the drive on if the drive has been off for more than 165 µs (typical value). This feature is deactivated during a fault mode (OVP or UVP), and reactivated when the fault is removed.

Wide Control Range

The Ct charging threshold $(V_{Ct(off)})$ decreases as the output power is decreased from the maximum output power to the minimum output power in the application. In high power applications (> 150 W), V_{Control} is reduced to a low voltage at a large output power and $C_{t(offset)}$ remains constant. The result is that $V_{Ct(off)}$ is reduced to a low voltage at a large output power. The low V_{Control} and $V_{Ct(off)}$ voltages are susceptible to noise. The large output power combined with the low $V_{Control}$ and $V_{C_t(off)}$ increase the probability of noise interfering with the control signals and on time duration (Figures 36 and [37](#page-16-0)). The noise induces voltage spikes on the Control pin and Ct pin that reduces the drive on time from the on time determined by the feedback loop $(t_{on(logp)})$. The reduced on time causes the energy

stored in the inductor (L) to be reduced. The result is that V_{ZCD} does not exceed $V_{ZCD(ARM)}$ and the drive remains off until t_{start} expires. This sequence results in pulse skipping and reduced power factor.

Figure 36. Control Pin Noise Induced On Time Reduction and Pulse Skipping

Figure 37. Ct Pin Noise Induced On Time Reduction and Pulse Skipping

The wide control range of the NCP1608 increases V_{Control} and V_{Ctoff} in comparison to devices with less control range. Figure 38 compares $V_{Ct(off)}$ of the NCP1608 to a device with a 3 V control range for an application with the following parameters:

 $P_{out} = 250 W$

 $L = 200 \mu H$

 $\eta = 92\%$

 $\text{Vac}_{\text{LL}} = 85 \text{ Vac}$

 $Vac_{HL} = 265$ Vac

Figure 38 shows that $V_{Ct(off)}$ of the NCP1608 is 50% larger than the 3 V control range device. The 50% increase enables the NCP1608 to prevent inadvertent skipping at high input voltages and high output power.

Figure 38. Comparison of Ct Charging Threshold vs. Output Power

Startup

Generally, a resistor connected between the rectified ac line and V_{CC} charges the V_{CC} capacitor to $V_{CC(0n)}$. The low startup current consumption $(< 35 \mu A)$ enables minimized standby power dissipation and reduced startup durations. When V_{CC} exceeds $V_{CC(on)}$, the internal references and logic of the NCP1608 are enabled. The controller includes an undervoltage lockout (UVLO) feature that ensures that the NCP1608 is enabled until V_{CC} decreases to less than $V_{\text{CC(off)}}$. This hysteresis ensures sufficient time for the auxiliary winding to supply V_{CC} (Figure 39).

Figure 39. Typical V_{CC} Startup Waveform

When the PFC pre-converter is loaded by a switch−mode power supply (SMPS), it is generally preferable for the SMPS controller to startup first. The SMPS then supplies the NCP1608 V_{CC} . Advanced controllers, such as the NCP1230 or NCP1381, control the enabling of the PFC stage (see Figure [40](#page-17-0)) and achieve optimal system performance. This sequence eliminates the startup resistors and improves the standby power dissipation of the system.

Figure 40. NCP1608 Supplied by a Downstream SMPS Controller (NCP1230)

Soft Start

When V_{CC} exceeds $V_{CC(on)}$, t_{start} begins counting. When t_{start} expires, the error amplifier is enabled and begins charging the compensation network. The drive is enabled when V_{Control} exceeds C_{toffset} . The charging of the compensation network slowly increases the drive on time from the minimum time (t_{PWM}) to the steady state on time. This creates a natural soft start mode that reduces the stress of the power components (Figure 41).

Output Driver

The NCP1608 includes a powerful output driver capable of sourcing 500 mA and sinking 800 mA. This enables the controller to drive power MOSFETs efficiently for medium power $(\leq 350 \text{ W})$ applications. Additionally, the driver stage provides both passive and active pull−down circuits (Figure 42). The pull−down circuits force the driver output to a voltage less than the turn−on threshold voltage of a power MOSFET when $V_{CC(on)}$ is not reached.

Figure 41. Startup Timing Diagram Showing the Natural Soft Start of the Control Pin

Figure 42. Output Driver Stage and Pull−Down Circuits

Overvoltage Protection (OVP)

The low bandwidth of the feedback network causes active PFC stages to react to changes in output load or input voltages slowly. Consequently, there is a risk of overshoots during startup, load steps, and line steps. For reliable operation, it is critical that overvoltage protection (OVP) prevents the output voltage from exceeding the ratings of the PFC stage components. The NCP1608 detects excessive output voltages and disables the driver until V_{out} decreases to a safe level, which ensures that V_{out} is within the PFC stage component ratings. An internal comparator connected to the FB pin provides the OVP protection. The OVP detection voltage is calculated using Equation 13:

(eq. 13)

$$
V_{out(OVP)} = \frac{V_{OVP}}{V_{REF}} \cdot V_{REF} \cdot \left(R_{out1} \cdot \frac{R_{out2} + R_{FB}}{R_{out2} \cdot R_{FB}} + 1\right)
$$

Where $V_{\text{OVP}}/V_{\text{REF}}$ is the OVP detection threshold.

The value of C_{bulk} is sized to ensure that OVP is not inadvertently triggered by the 100 Hz or 120 Hz ripple of V_{out} . The minimum value of C_{bulk} is calculated using Equation 14:

$$
C_{bulk} \ge \frac{P_{out}}{2 \cdot \pi \cdot V_{\text{ripple}(\text{peak}-\text{peak})} \cdot f_{line} \cdot V_{out}} \quad \text{(eq. 14)}
$$

Where $V_{\text{ripple (peak-peak)}}$ is the peak–to–peak output voltage ripple and *f*line is the ac line frequency.

Vripple(peak-peak) is calculated using Equation 15:

$$
V_{\text{ripple}(\text{peak}-\text{peak})} < 2 \cdot \left(V_{\text{out}(\text{OVP})} - V_{\text{out}}\right) \tag{eq. 15}
$$

The OVP logic includes hysteresis $(V_{\text{OVP(HYS)}})$ to ensure that V_{out} has sufficient time to discharge before the NCP1608 attempts to restart and to ensure noise immunity. The output voltage at which the NCP1608 attempts a restart $(V_{out(OVPL)})$ is calculated using Equation 16:

$$
V_{out(OVPL)} = \left(\left(\frac{V_{OVP}}{V_{REF}} \cdot V_{REF} \right) - V_{OVP(HYS)} \right) \cdot \left(R_{out1} \cdot \frac{R_{out2} + R_{FB}}{R_{out2} \cdot R_{FB}} + 1 \right)
$$
 (eq. 16)

Figure 43 depicts the operation of the OVP circuitry.

Figure 43. OVP Operation

Undervoltage Protection (UVP)

When the input voltage is applied to the PFC stage, V_{out} is forced to equate to the peak of the line voltage. The NCP1608 detects an undervoltage fault if V_{out} is unusually low, such that V_{FB} is less than V_{UVP} . During an UVP fault, the drive and error amplifier are disabled. The UVP feature protects the system if there is a disconnection in the power path to C_{bulk} (i.e. C_{bulk} is unable to charge) or if R_{out1} is disconnected.

The output voltage that causes an UVP fault is calculated using Equation 17:

$$
V_{out(UVP)} = V_{UVP} \cdot \left(R_{out1} \cdot \frac{R_{out2} + R_{FB}}{R_{out2} \cdot R_{FB}} + 1\right) \quad (eq. 17)
$$

Open Feedback Loop Protection

The NCP1608 features comprehensive protection against open feedback loop conditions by including OVP, UVP, and FPP. Figure [44](#page-19-0) illustrates three conditions in which the feedback loop is open. The corresponding number below describes each condition shown in Figure [44](#page-19-0).

- 1. **UVP Protection:** The connection from Rout1 to the FB pin is open. R_{out2} pulls down the FB pin to ground. The UVP comparator detects an UVP fault and the drive and error amplifier are disabled.
- 2. **OVP Protection:** The connection from Rout2 to the FB pin is open. R_{out1} pulls up the FB pin to Vout. The ESD diode clamps the FB voltage to 10 V and R_{out1} limits the current into the FB pin. The OVP comparator detects an OVP fault and the drive is disabled.

3. **FPP Protection:** The FB pin is floating. R_{FB} pulls down the FB voltage below V_{UVP} . The UVP comparator detects an UVP fault and the drive and error amplifier are disabled.

UVP and OVP protect the system from low bulk voltages and rapid operating point changes respectively, while FPP protects the system against floating feedback pin

conditions. If FPP is not implemented and a manufacturing error causes the FB pin to float, then V_{FB} is dependent on the coupling within the system and the surrounding environment. The coupled V_{FB} may be within the regulation limits (i.e. $V_{UVP} < V_{FB} < V_{REF}$) and cause the controller to deliver excessive power. The result is that V_{out} increases until a component fails due to the voltage stress.

Figure 44. Open Feedback Loop Protection

Overcurrent Protection (OCP)

The dedicated CS pin of the NCP1608 senses the inductor peak current and limits the driver on time if the voltage of the CS pin exceeds V_{ILIM} . The maximum inductor peak current is programmed by adjusting R_{sense} . The inductor peak current is calculated using Equation 18:

$$
I_{L(peak)} = \frac{V_{ILM}}{R_{sense}} \tag{eq.18}
$$

An internal LEB filter (Figure 45) reduces the probability of switching noise inadvertently triggering the overcurrent limit. This filter blanks out the CS signal for a duration of t_{LEB} . If additional filtering is necessary, a small RC filter is connected between Rsense and the CS pin.

Shutdown Mode

The NCP1608 enables the user to set the controller in a standby mode of operation. To shutdown the controller, the FB pin is forced to less than V_{UVP} . When using the FB pin for shutdown (Figure 46), the designer must ensure that no significant leakage current exists in the shutdown circuitry. Any leakage current affects the output voltage regulation.

Figure 46. Shutting Down the PFC Stage

Application Information

ON Semiconductor provides an electronic design tool, a demonstration board, and an application note to facilitate the design of the NCP1608 and reduce development cycle time. All the tools can be downloaded or ordered at [www.onsemi.com.](www.onsemi.com)

The electronic design tool allows the user to easily determine most of the system parameters of a boost pre−converter. The demonstration board is a boost pre−converter that delivers 100 W at 400 V. The circuit schematic is shown in Figure 47. The pre−converter design is described in Application Note AND8396/D.

Figure 47. Application Schematic

BOOST DESIGN EQUATIONS Components are identified in Figure [1](#page-1-0)

BOOST DESIGN EQUATIONS Components are identified in Figure [1](#page-1-0) (Continued)

PACKAGE DIMENSIONS

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the Unit are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.
SCILLC owns the rights to a number of patents, t at www.onsemi.com/site/pdf/Patent– Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty,
representation or guarantee regarding the suitability of it SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must
be validated for each customer application b are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products
for any such unintended or unauthorized all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action
Employer. This literature is subject to all appli

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303−675−2175 or 800−344−3860 Toll Free USA/Canada **Fax**: 303−675−2176 or 800−344−3867 Toll Free USA/Canada **Email**: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada **Europe, Middle East and Africa Technical Support:** Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81−3−5817−1050

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER.
-
- 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. 751−01 THRU 751−06 ARE OBSOLETE. NEW STANDARD IS 751-07.

单击下面可查看定价,库存,交付和生命周期等信息

[>>ON Semiconductor\(安森美\)](https://www.oneyac.com/brand/1130.html)