

General Description

The QN6102M6N is the highest performance trench N-Channel MOSFET with extreme high cell density, which provide excellent RDSON and gate charge for most of the synchronous applications.

The QN6102M6N meet the RoHS and Green Product requirement ,with full function reliability approved.

Product Summary



BVDSS	RDSON (VGS=10V)	ID (Tc=25°C)
60V	5.8mΩ	64A

Applications


 Synchronous rectifier for Consumer/Computing /Industry Power Supply

Features

- Advanced high cell density Trench technology
- Green Device Available
- Low Gate drive

PRPAK 5X6 Pin Configuration





Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	60	V
V_{GS}	Gate-Source Voltage	±20	V
I _D @T _C =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	64	Α
I _D @T _C =100°C	Continuous Drain Current, V _{GS} @ 10V ¹	40	Α
I _D @T _A =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	13	Α
I _D @T _A =70°C	Continuous Drain Current, V _{GS} @ 10V ¹	10	Α
I _{DM}	Pulsed Drain Current ²	128	Α
EAS	Single Pulse Avalanche Energy ³	TBD	mJ
I _{AS}	Avalanche Current TBD		Α
P _D @T _C =25°C	Total Power Dissipation ⁴	48	W
P _D @T _A =25°C	Total Power Dissipation ⁴	2.2	W
T _{STG}	Storage Temperature Range -55 to 150		°C
TJ	Operating Junction Temperature Range -55 to 150		°C

Thermal Data

Symbol	Parameter	Тур.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance (> 10S)Junction-Ambient ¹		25	°C/W
$R_{ heta JA}$	Thermal Resistance Junction-Ambient ¹		55	°C/W
R _{0JC}	Thermal Resistance Junction-Case ¹		2.6	°C/W



Electrical Characteristics (T_J=25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V_{GS} =0V , I_D =250uA	60			V
$\triangle BV_{DSS}/\triangle T_{J}$	BVDSS Temperature Coefficient	Reference to 25°C , I _D =1mA		TBD		V/°C
В	Static Drain-Source On-Resistance ²	V _{GS} =10V , I _D =20A		4.6	5.8	mΩ
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =4.5V , I _D =20A		6.8	8.8	
V _{GS(th)}	Gate Threshold Voltage	\/ -\/ -250\	1.2	1.7	2.2	V
$\triangle V_{GS(th)}$	V _{GS(th)} Temperature Coefficient	$-V_{GS}=V_{DS}$, $I_D=250uA$		TBD		mV/°C
	Drain Source Lookage Current	V _{DS} =48V , V _{GS} =0V , T _J =25°C			1	
I _{DSS}	Drain-Source Leakage Current	V _{DS} =48V , V _{GS} =0V , T _J =55°C			5	· uA
I _{GSS}	Gate-Source Leakage Current	V _{GS} =±20V , V _{DS} =0V			±100	nA
gfs	Forward Transconductance	V _{DS} =5V , I _D =20A		TBD		S
R_g	Gate Resistance	V _{DS} =0V , V _{GS} =0V , f=1MHz		1.5		Ω
Qg	Total Gate Charge (10V)			TBD		
Q_g	Total Gate Charge (4.5V)), 20),), 4.5), 1.00A		TBD		0
Q _{gs}	Gate-Source Charge	V_{DS} =30V , V_{GS} =4.5V , I_{D} =20A		TBD		nC
Q _{gd}	Gate-Drain Charge			TBD		
T _{d(on)}	Turn-On Delay Time			TBD		
Tr	Rise Time	V_{DD} =30V , V_{GS} =10V , R_{G} =3.3 Ω I_{D} =20A		TBD		
T _{d(off)}	Turn-Off Delay Time			TBD		ns
T _f	Fall Time			TBD		
C _{iss}	Input Capacitance	V _{DS} =30V , V _{GS} =0V , f=1MHz		2000		
C _{oss}	Output Capacitance			450		pF
C _{rss}	Reverse Transfer Capacitance			38		

Guaranteed Avalanche Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
EAS	Single Pulse Avalanche Energy ⁵	V _{DD} =25V , L=0.1mH , I _{AS} = A	TBD			mJ

Diode Characteristics


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
I _S	Continuous Source Current ^{1,6}	V _G =V _D =0V , Force Current			64	Α
I _{SM}	Pulsed Source Current ^{2,6}				128	Α
V_{SD}	Diode Forward Voltage ²	V _{GS} =0V , I _S =1A , T _J =25°C			TBD	V
trr	Reverse Recovery Time	IF=20A , di/dt=100A/μs , Tյ=25°C		TBD		nS
Qrr	Reverse Recovery Charge			TBD		nC

Note:


- 1. The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\,\leq\,300\text{us}$, duty cycle $\,\leq\,2\%$
- 3.The EAS data shows Max. rating . The test condition is V_{DD} =25V, V_{GS} =10V,L=0.1mH
- 4.The power dissipation is limited by 150°C junction temperature
- 5. The Min. value is 100% EAS tested guarantee.
- 6. The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.



Top Marking



PRPAK5X6 Package Outline Drawing



LAND PATTERN RECOMMENDATION (Unit: mm)

Note:

- 1. ALL DIMENSIONS LISTED ON THE DRAWING MEETING JEDEC STANDARD.
- 2. PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS.
- 3. RECOMMENDED LAND PATTERN DESIGN IS ONLY FOR REFERENCE



Important Notice

UBIQ and its subsidiaries reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

UBIQ products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment. However, no responsibility is assumed by UBIQ or its subsidiaries for its use or application of any product or circuit; nor for any infringements of patents or other rights of third parties which may result from its use or application, including but not limited to any consequential or incidental damages. No UBIQ components are designed, intended or authorized for use in military, aerospace, automotive applications nor in systems for surgical implantation or life-sustaining. No license is granted by implication or otherwise under any patent or patent rights of UBIQ or its subsidiaries.

This datasheet is conceptual datasheet for design reference. For final version datasheet, please contact UBIQ sales.

UBIQ Semiconductor Corp.

Headquarter

Confidential

9F., No.5, Taiyuan 1st St. Zhubei City,

Hsinchu Taiwan, R.O.C.

TEL: 886.3.560.1818 FAX: 886.3.560.1919

Sales Branch Office

12F-5, No. 408, Ruiguang Rd. Neihu District,

Taipei Taiwan, R.O.C.

TEL: 886.2.8751.2062 FAX: 886.2.8751.5064

单击下面可查看定价,库存,交付和生命周期等信息

>>UBIQ(台湾力详)