Ver: 2 Page: 1 / 18

Р	PRODUCT: CERAMIC DISC CAPACITOR
	TYPE: LN Series (Low Dissipation Factor/DC 1kV,2kV)
	(Lead free of dielectric ceramic)
	CUSTOMER:
	DOC. NO.: <u>POE-D19-00-E-02</u>
	Ver.: 2 长楼 技股份 着
	APPROVED BY CUSTOMER
	Naisin Contraction
VEND	All And Corport Corport All Martin
VEND	SIN TECHNOLOGY CORPORATION
TAO-YUAN PAN NO.277,HO GUANG ZH	O SHI ROAD, YANG-MEI N, TAIWAN OVERSEAS (GUANGZHOU) ELECTRONIC CO.,LTD. NG MING ROAD, EASTERN SECTION, HOU ECONOMIC AND TECHNOLOGY MENT ZONE, CHINA
	: PAN OVERSEAS (GUANGZHOU) ELECTRONIC CO.,LTD. NG MING ROAD,EASTERN SECTION, HOU ECONOMIC AND TECHNOLOGY

PASSIVE	SYSTEM ALLIAN	NCE
WALSIN	TECHNOLOGY	CORPORATION

POE-D19-00-E-02

Ver: 2 Page: 2 / 18

Record of change

Date	Version	Description	page
2015/2/28	1	1. New series (LN Type/DC 1kV & 2KV/Lead free of dielectric ceramic) for low	
		dissipation ceramic disc capacitor	
2016/3/7	2	1. Review the Available lead code of Lead Configuration.	5
		2. Add 9. Drawing of internal structure and material list.	18
		公有 每	
		·····································	



POE-D19-00-E-02

2 Ver: 2 Page: 3 / 18

Table of Contents

No.	Item	Page
1	Part number for SAP system	4
2	Mechanical	5
3	Capacitance value vs. Rate voltage, product diameter	6
4	Marking	7
5	Packing specification	8
6	Taping specification	9~10
7	Specification and test method	11~14
8	Notices	15~17
9	Drawing of internal structure and material list.	18
	11 5 12	
	ALL PLANE	
	收入较收历查》号	
	PSA M	
	Sale - PABELVE BYSTEM ALLIANCE S R	
	ECHNOLOGY CORPORATION. ALLAND	I

Series DC	1kV,2l	kV Lov	w Dissi	ipation	Cerai	mic Disc	Capacitor	POE-	D19-00-E	E-02 P	Ver: 2 Page: 4 / 1
rt numbe	for SA	AP syst	tem(to	otal eig	hteen	code)	:				
LN	102		471	ŀ	Χ	070	B	20	С	5	Н
0	0		€		9	6	6	0	8	Ø	Ø
laterial cod		Dissipa	tion Fa	actor (Le		· •	ting Tempe	rature Rar	nge: -25°C	c to +125	°C
	Code				LN((Y5R)					
Capacitan	ce chan	ge rate		$\pm 15\%$	(-25°	C to +85	5°C)				
	D.F.				_	0.2%					
*Uniq	ue featu	ure	*I	lead fre	e of d	ielectric	ceramic				
ated voltag	e (Vdc)):									
Voltage	10	00V	20	00V							
Code	1	02	2	202							
pacitance(oF):										
Capacitor	s (pF)	100	470	1000	2200)					
		101	471	102	222						

S Nominal body diameter dimension (Ref. to page.6 Dmax. & Tmax. Code spec.).

• Code of lead type : Please refer to Item "2. Mechanical"

Packing mode and lead's length (identified by 2-figure code)

Taping Code	Description
AN	Ammo / Pitch of component:12.7 mm / Lead space5.0mm
AF	Ammo / Pitch of component:15.0 mm / Lead space7.5mm
AM	Ammo / Pitch of component:25.4 mm / Lead space10.0mm

Bulk Code	Description	Bulk Code	Description
3E	Lead's length L : 3.5mm	4E	Lead's length L : 4.5mm
04	Lead's length L: 4mm	20	Lead's length L : 20mm

20102

8 Length tolerance

longin toteranee	LI HNOLDOW DOWNOONDON
Code	Description (ORPORATION
А	$\pm 0.5 \text{ mm}(\text{Only for short kink lead code "D / X / H"})$
В	±1.0 mm
С	Min.
D	Taping special purpose

9Pitch

Code	Description	Code	Description
5	5.0±0.8mm (For Bulk)	7	7.5 ±1mm
5	5.0+0.8mm-0.2mm (For Taping)	0	10.0 ±1mm

DEpoxy Resin Code

Code	Description
Н	Halogen and Pb free, epoxy resin

POE-D19-00-E-02

Ver: 2 Page: 5 / 18

2. Mechanical:

Available lea	ad code (Epoxy	1	0,		(unit: mm)
Lead code	SAP P/N	Pitch	Lead Length	Packing	Lead Configuration
Leau coue	(13-17)digits	(F)	(L)	1 acking	Leau Configuration
	B20C5	5.0±0.8	20 MIN.		D max. T max.
_	B20C7	7.5±1.0	20 MIN.	Bulk	
	B20C0	10±1.0	20 MIN.		
Lead style : B	BAND5	5.0+0.8-0.2			
Straight long	BAFD7	7.5±1.0			
lead	BAMD0	10±1.0	Taping spec. (Refer to item6)	Ammo taping	
	L04B5	5.0±0.8	4.0 ± 1.0		D max. T max.
_	L03B7	7.5 ± 1.0	3.0 ± 1.0		
	L4EB7	7.5 ± 1.0	4.5 ± 1.0		
Lead style : L	L05B7	7.5 ± 1.0	5.0 ± 1.0		
Straight short	L10B7	7.5 ± 1.0	10.0 ± 1.0	Bulk	
lead	L03B0	10 ± 1.0	3.0 ± 1.0		
	L4EB0	10 ± 1.0 10 ± 1.0	4.5 ± 1.0		╡╠╾╒╶┥╡╡║║
-	L05B0	10 ± 1.0	5.0 ± 1.0		
F	L10B0	10 ± 1.0	10.0 ± 1.0		∐ ød+∐+ <u>↓</u> ∐
	D04A5	5.0±0.8	4.0 ± 0.5	1710	D max. ,T max,
	D3EA7	7.5 ± 1.0	3.5 ± 0.5		
-	D04A7	7.5 ± 1.0	4.0 ± 0.5	Bulk	
Lead style : D	D3EA0	10 ± 1.0	3.5 ± 0.5		
Vertical kink	D3EA0	10 ± 1.0 10 ± 1.0	3.5 ± 0.5 4.0 ± 0.5		
lead	DAND5	5.0+0.8-0.2	4.0 ± 0.5		
-	DAFD7	7.5 ± 1.0	Taping spec. (Refer	Ammo taping	
-	DAMD0	10 ± 1.0	to item6)		
	X04A5	5.0±0.8	4.0 ± 0.5		
_	X3EA7	7.5 ± 1.0	3.5 ± 0.5		D max. T max.
F	X04A7	7.5 ± 1.0	4.0 ± 0.5		
Lead style : X	X05B7	7.5 ± 1.0	5.0 ± 1.0	Bulk	
Outside kink	X3EA0	10 ± 1.0	3.5 ± 0.5	NIL MIL	
lead	X04A0	10 ± 1.0	CH1/4.0 ± 0.5	10N. HL.	
F	X05B0	10 ± 1.0 10 ± 1.0	5.0 ± 1.0	110.	
-	XAFD7	7.5 ± 1.0	Taping spec. (Refer		
F	XAMD0	10 ± 1.0	to item6)	Ammo taping	
	H04A5	5.0±0.8	4.0 ± 0.5		D max. T max.
Γ	H04A7	7.5 ± 1.0	4.0 ± 0.5	D11-	
Lead style : H	H04A0	10 ± 1.0	4.0 ± 0.5	Bulk	
Inside kink	H4EB0	10 ± 1.0	4.5 ± 1.0		
lead	HAND5	5.0+0.8-0.2			
	HAFD7	7.5 ± 1.0	Taping spec. (Refer	Ammo taping	┋┯Ѯ╴┎╝╴┯╢╢
	HAMD0	10 ± 1.0	to item6)	8	ød-J-
Lead style : M	M04A5	5.0±0.8	4.0 ± 0.5		D max.
Double Outside Kink	M04A7	7.5 ± 1.0	4.0 ± 0.5	Bulk	
Lead	M04A0	10 ± 1.0	4.0 ± 0.5		

***** Lead diameter $\varphi = 0.55 \pm -0.05$ mm

%e (Coating extension on leads): 3.0mmMax for straight lead style, not exceed the kink for kink lead.3. Capacitance value vs. rated voltage, product diameter:

POE-D19-00-E-02

Ver: 2 Page: 6 / 18

Dort Number	Data d Valt	Con in nE	C_{ap} Tal(0/)	Dimension	s in mm
Part Number	Rated Volt.	Cap. in pF	Cap. Tol.(%)	D max.	T max.
LN102101K050	1000VDC	100	±10%	6.5	4.5
LN102151K050	1000VDC	150	±10%	6.5	4.5
LN102221K050	1000VDC	220	±10%	6.5	4.5
LN102241K060	1000VDC	240	±10%	7.5	4.5
LN102331K060	1000VDC	330	±10%	7.5	4.5
LN102471K070	1000VDC	470	±10%	8.5	4.5
LN102681K090	1000VDC	680	±10%	10.5	4.5
LN102821K100	1000VDC	820	±10%	11.5	4.5
LN102102K100	1000VDC	1000	±10%	11.5	4.5
LN202101K050	2000VDC	100	±10%	6.5	5.5
LN202151K050	2000VDC	150	±10%	6.5	5.5
LN202221K060	2000VDC	有220 亿	±10%	7.5	5.5
LN202331K070	2000VDC	× 13307 ×	±10%	8.5	5.5
LN202471K080	2000VDC	470	±10%	9.5	5.5
LN202681K090	2000VDC	680	±10%	10.5	5.5
LN202821K100	2000VDC	820	±10%	11.5	5.5
LN202102K110	2000VDC	1000	±10%	12.5	5.5



POE-D19-00-E-02

4. Marking:

Marking sample	Body size≤060	Body size≥070			
Marking Items and definition	(2) (3) (2) (3) (1) (4) (5)	(2) (3) (2) (3) (3) (4) (4) (4) (5) (6) (6)			
(1). Temp. char. and D.F.	Temp.char. : LN Cap. change: $\pm 15\%(-25^{\circ}C \text{ to } +85^{\circ}C)$ $-30 \sim +15\%(+85^{\circ}C \text{ to } +125^{\circ}C)$ D.F.:0.2% Max.				
(2). Nominal capacitance	Identified by 3-Figure Code. Ex. 100pF→"101" , 1000 pF→"102"				
(3). Rated voltage	1KV: 1000Vdc; 2KV: 2000Vdc				
(4).Capacitance tolerance	K=±10%				
(5). Halogen and Pb free	When the epoxy resin is Halogen and Pb free, there is a "_"marking.				
(6).Manufacturer's identification	Shall be marked as "└K", but when body size≤060 shall be omitted.				



cruine Disc Supuci


Ver: 2

Page: 8 / 18

POE-D19-00-E-02

5. Packing Baggage :


5.1 Packing size:




5.2 Packing quantity:

Packing Type		The code of 14th to15th in SAP P/N	MPQ (Kpcs/Box) 1.5 1 1		
		AN echopology COTP			
Taping		AFCHNOLOGY CORPORATION. ALL			
		AM			
Packing Type	Lead length	Size code of 10th to 12th in SAP P/N	MPQ (Kpcs/Bag)	Kpcs/Box	
	Long lead (L \geq 16mm)	050~100	1	2	
Bulk	Short lead	050~060	1	6	
	(L<	070~080	1	4	
	16mm)	090~110	1	3	

Г







POE-D19-00-E-02

Ver: 2 Page: 10 / 18 Δ

POE Part Number		*BAND5 *D AND5 *H AND5	*BAFD7 *DAFD7 *HAFD7 *XAFD7	*BAMD0 *DAMD0 *HAMD0 *XAMD0
Item	Symbol	Dimensions (mm)	Dimensions (mm)	Dimensions (mm)
Pitch of component	Р	12.7±1.0	15.0±1.0	25.4±2
Pitch of sprocket	P0	12.7±0.3	15.0±0.3	12.7±0.3
Lead spacing	F	5.0+0.8-0.2	7.5±1.0	10.0±1.0
Length from hole center to component center	P2	6.35±1.3	7.5±1.5	12.7 ± 1.5
Length from hole center to lead	P1	3.75±0.7	3.75±1.0	7.7±1.5
Body diameter	D	See the "3. Capacitance	value vs. Rate voltage	e, product diameter"
Deviation along tape, left or right	$\triangle S$		0±	2.0
Carrier tape width	W		18.0 +1/-0.5	
Position of sprocket hole	W1		9.0±0.5	
		16.0±0.5	18.0+2/-0	18.0+2/-0
Lead distance between the kink and	H0	For:	For:	For:
center of sprocket hole		*DAND5	*DAFD7	*DAMD0
center of sprocket note		*HAND5	*HAFD7	*HAMD0
		*XAND5	*XAFD7	*XAMD0
Lead distance between the bottom of	Н	20.0+1.5/-1.0	20.0+1.5/-1.0 For:	20.0+1.5/-1.0
body and the center of sprocket hole	1 de	For: *BAND5	*BAFD7	For: *BAMD0
Component Height	HI	"出股份太义	32.25Max	
Lead-Wire Protrusion length		2.0Max (Or the e	nd of lead wire may be in	iside the tape.)
Diameter of sprocket hole	///D0		4.0±0.2	
Lead diameter	φd		0.55 ± 0.05	
Total tape thickness	t1		0.6±0.3	
Total thickness, tape and lead wire	t2	ASSIVE SYSTEM ALLIANCE	1.5 max.	
Deviation across tape	B ∆h		2.0 max.	
Portion to cut in case of defect	S P		5 11.0 max.	
Hole-down tape width	W0		8.0min	
Hole-down tape distortion	W2	Prov. corp.	1.5±1.5	
Coating extension on leads	e	3.0 max for straight lead s	tyle; Not exceed the ki	nk leads for kink lead.
Body thickness	Т	See the "3. Capacitance	value vs. Rate voltage	e, product diameter"

LN Series DC 1kV,2kV	⁷ Low Dissipation Ce	ramic Disc Capacitor
----------------------	---------------------------------	----------------------

7. Specification and test method:

7.1 Scope: This specification applies to Low Dissipation Ceramic Disc Capacitor.

7.2 Test Conditions:

Unless otherwise specified, all tests shall be operated at the standard test conditions of temperature 5 $^\circ\!C$ to 35 $^\circ\!C$ and relative humidity 45% to 85%.

When fails a test, retest be operated at the conditions of temperature $25^{\circ}C \pm 2^{\circ}C$, relative humidity of 60% to 70% and barometric pressure 860 to 1060 mbar.

- 7.3 Handle procedure: to avoid unexpected testing results from occurring, the tested capacitor must be kept at room condition for at least 30 minutes and completely discharged.
- 7.4 Applications : Ideal for use on high frequency pulse circuits such as a horizontal resonance circuit for CTV and snubber circuits for switching power supplies.

7.5 Test items:

ITEM	POST-TEST REQUIREMENTS	TESTING PROCEDURE
Operating Temperature Range	-25 To +125°C (Including capacito	pr's self-heating temperature 20°C Max)
Appearance Structure size	No abnormalities	As stated in section 3.
Marking	To be easily legible.	As stated in section 4
	Between Lead Wire : No failure	The capacitor should not be damaged when DC voltage of 200% of the rated voltage (DC1 to 2KV) is applied between the lead wires for 1 to 5 sec. (Charge/Discharge current \leq 50mA.)
Dielectric Strength	Body Insulation No failure	First, the terminals of the capacitor should be connected together. Then, as shown in figure at right, a metal foil should be closely wrapped around the body of the capacitor to the distance of about 3 to 4mm from each terminal. Then, the capacitor should be inserted into a container filled with metal balls of about 1 mm diameter. Finally, AC1250Vrms <50/60Hz> is applied for 1 to 5 sec. between the capacitor lead wires and metal balls. (Charge/Discharge current ≤ 50 mA.)
Insulation Resistance	10000 M Ω min.	Insulation resistance should be measured at 60±5 seconds after applied voltage ((DC500V)
Capacitance	Tolerance: K: ±10%	Testing Frequency: 1 KHz ± 20% Testing Voltage: 1.0 Vrms
Dissipation Factor (D.F.)	0.2% Max.	The dissipation factor should be measured at 25° C with 1±0.2KHz and 1.0Vrms Max.

"room condition" Temperature: 15 to 35°C, Relative humidity: 45 to 75%, Atmospheric pressure: 86 to 106kPa

Ver: 2 Page: 12 /

18

 Δ

Item	Post-Test	Requirements	Те	esting		Proce	dure		
Temperature Characteristic	Temp. Char: Ll ±15%(-25°C ta -30~+15%(+8		According to ste when temperatur be calculated on CAP. change =((C Step LT Temp. (°C) Note: C1 = Capa C2 = Capacitanc T1 =Temperatur T2 = Temperatur	The reaction $\frac{1}{25+2}$ reaction $\frac{1}{25+2}$ reactions $\frac{1}{25+$	hes bala lowing $\times 100\%$ 2 -25 ± 3 e as step 2 or \cdot p 3	formul /C1 25 ± 2 3 4	d CAP.		e shall
Strength of Lead	Pull :	Lead wire should not be cut off. Capacitor should not	As shown in the f body of the capac weight gradually radial direction of $(5N \text{ for lead diam} \frac{10\pm1}{5} \text{ sec.}$	itor and to each f the ca	d apply lead w pacitor	a tensi ire in tl up to 1	he 0N	///// w	<i> </i>
	Bending :	be broken.	Each lead wire should be subjected to 5N (2.5N for lead diameter 0.5mm) of weight and bent 90° at the point of egress, in one direction, then returned to its original position and bent 90° in the opposite direction at the rate of one bend in 2 to 3 sec.						
Vibration Resistance	Appearance: No abnormaliti Capacitance: Within specifie D.F. : 0.2% Max.	PASSIVE SV	The capacitor sh lead wire and vil 55Hz, 1.5mm in rate of vibration 10Hz. apply for perpendicular di	orated a total a change a total	at a free mplitud from 1 of 6 hrs	uency le, with 0Hz to	range o about a 55Hz a	f 10 to 1 min and ba	ute ck to
Solder ability Of Leads	Lead wire shou uniform coatin direction over ' circumferential	75% of the 7000	The lead wire of ethanol solution solder of 245±5° of dipping is up lead wires.	of 25w C for 5	/t% rosi 5±0.5 se	in and t c. In be	hen into oth case	o molto s the c	en lepth
	Appearance : 1	No marked defect.	 The lead wire should be immersed up to 2.0 mm form the root of lead wires. (A) Body Dia. ≤ 6.0mm: Into the molten solder of which 						
Soldering Effect	Capacitance Change : Within ±10% Dielectric Strength (between Lead Wires) : Per. Item Dielectric Strength		 temperature: 260(+5/-0)°C for 3.0±0.5 seconds. (B) Body Dia. > 6.0mm: Into the molten solder of which temperature 260(+5/-0)°C for 5~10 seconds. Then leave at standard test conditions for 24±2 hours, then measured. 						

POE-D19-00-E-02

Ver: 2 Page: 13 / 18

Item	Post-Test Requirements		Testing	Procedure		
Appearance : No marked defect. Capacitance Change :			 When soldering capacitor with a soldering iron, it should be performed in following conditions. Temperature of iron-tip: 350~400 ℃ 			
Soldering Effect	Within ±10% Dielectric Strength (between Lead Wires) : Per. Item Dielectric Strength	Soldering iron wattage : 50w max. Soldering time : 3.5 sec. Max. Pre-treatment: Capacitor should be stored at 125±3°C for 1 hr., then place				
	Appearance: No Abnormalities		rature cycle> Temperature(°C)	Time (min)		
	Cap. Change: Within ±10% D.F. :	$\begin{array}{c c} 1\\ 2\\ 3 \end{array}$	-25±3 25±2 125±3	30 3 30		
	0.6% max.	4 Pre-treat	25±2	3		
Temperature Cycle	Insulation Resistance: 1000MΩ Min.	Capacitor should be stored at 125±3°C for 1 hr., then at *1room condition for 24±2 hrs. before initial measurements. Post-treatment: Capacitor should be stored for 24±2 hrs. at *room condition. Measurement order:				
	Si Si Techno	I.R. • Dielectric strength -> Pre-treatment -> Capacitance • D.F> Temperature cycle test -> Post-treatment -> Capacitance • D.F. • I.R. • Dielectric strength •				
	Appearance: No Abnormalities	relative l	numidity.) hrs. at 40±2°C in 90 to 95%		
Humidity	Cap. Change: Within ±10% D.F. : 0.6% max.	Pre-treatment: Capacitor should be stored at 125±3°C for 1 hr., then placed at *1room condition for 24±2 hrs. before initial measurements.				
(Under Steady State)	Insulation Resistance:	conditio	or should be stored for	r 1 to 2 hrs. at *room		
	1000MΩ Min.	I.R> test ->F	Pre-treatment -> Capac Post-treatment -> Capac			

* "room condition" Temperature: 15 to 35°C, Relative humidity: 45 to 75%, Atmospheric pressure: 86 to 106kPa

POE-D19-00-E-02

18

Item	Post-Test Requirements	Testing Procedure		
	Appearance: No Abnormalities	Apply the rated voltage for 500 +24/-0 hrs. at 40±2°C in 90 to 95% relative humidity. (Charge/Discharge current<50mA.) Pre-treatment:		
	Cap. Change: Within ±10%	Capacitor should be stored at $125\pm3^{\circ}$ C for 1 hr., then placed		
	D.F. : 0.6% max.	at *1room condition for 24 ± 2 hrs. before initial measurements.		
	0.070 max.	Post-treatment:		
Humidity Loading		Capacitor should be stored for 1 to 2 hrs. at *1 room condition.		
		Post-treatment:		
	Insulation Resistance: 500MΩ Min.	Capacitor should be stored at $125\pm3^{\circ}$ C for 1 hr., then placed at *1 room condition for 24 ± 2 hrs.		
		Measurement order:		
		I.R> Pre-treatment -> Capacitance • D.F>Humidity loading test -> *2 I.R> Post-treatment ->Capacitance • D.F.		
	Appearance: No Abnormalities Cap. Change: Within ±10%	Apply a DC voltage of 150% of the rated voltage for 1000 +48/-0 hrs. at 125±2°C with a relative humidity of 50% max. (Charge/Discharge currentV50mA.) Pre-treatment:		
Life	D.F. : 0.6% max.	Capacitor should be stored at 125±3°C for 1 hr., then placed at *1room condition for 24±2 hrs. before initial measurements.		
Life	1911	Post-treatment :		
	Insulation Resistance:			
	2000MΩ Min.	Measurement order:		
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	I.R> Pre-treatment -> Capacitance • D.F> Life test ->*3		

I.R. -> Post-treatment -> Capacitance • D.F.

*1 "room condition" Temperature: 15 to 35°C, Relative humidity: 45 to 75%, Atmospheric pressure: 86 to 106kPa

*2 The measurement of I.R. will be held in 1 to 2 hrs. after Humidity loading test.

*3 The measurement of I.R. will be held in 12 to 24 hrs. after Life test.

## 8. Notices:

### 8.1 Caution (Rating)

## I. Operating Voltage

When dc-rated capacitors are to be used in ac or ripple current circuits, be sure to maintain the Vp-p value of the applied voltage or the Vo-p which contains dc bias within the rated voltage range.

When the voltage is applied to the circuit, starting or stopping may generate irregular voltage for a transit period because of resonance or switching. Be sure to use a capacitor with a rated voltage range that includes these irregular voltages.

When using the low-dissipation (LN Char.) series in a high-frequency and high-voltage circuit, be sure to read the instructions in item 4.

Voltage	DC Voltage	DC+AC Voltage	AC Voltage	Pulse Voltage (1)	Pulse Voltage (2)
Positional measurement	V0-p	V0-p	Vp-p	Vp-p	Vp-p

# II. Operating Temperature And Self-Generated Heat

Keep the surface temperature of a capacitor below the upper limit of its rated operating temperature range. be sure to take into account the heat generated by the capacitor itself. When the capacitor is used in a high frequency current, pulse current or similar current, it may self-generate heat due to dielectric loss. The frequency of the applied sine wave voltage should be less than 300khz., the applied voltage load (*) should be such that the capacitor's self-generated heat is within  $20^{\circ}$ C at an atmosphere temperature of  $25^{\circ}$ C. When measuring, use a thermocouple of small thermal capacity-k of  $\emptyset$ 0.1mm in conditions where the capacitor is not affected by radiant heat from other components or surrounding ambient fluctuations.

Excessive heat may lead to deterioration of the capacitor's characteristics and reliability. (Never attempt to perform measurement with the cooling fan running. otherwise, accurate measurement cannot be ensured.)

# III. Fail-Safe

When capacitor is broken, failure may result in a short circuit. Be sure to provide an appropriate fail-safe function like a fuse on your product if failure would follow an electric shock, fire or fume.

# IV. Load Reduction and Self-generated Heat During

# Application of High-frequency and High-voltage

Due to the low self-heating characteristics of low dissipation capacitors, the allowable electric power of these capacitors is generally much higher than that of B(Y5P) characteristic capacitors. However, in case the self heating temperature is  $20^{\circ}$ C under a high-frequency voltage whose peak-to-peak value equals the capacitor's rated voltage, the capacitor's power consumption may exceed it's allowable electric power. When the ambient temperature is 85 to  $125^{\circ}$ C, the applied voltage needs to be further reduced.

# Allowable conditions at high frequency:

Fig. 1 shows reference data on the allowable voltage-frequency characteristic for a sine wave voltage when the ambient temperature is  $105^{\circ}$ C or less.


# Failure to follow the above cautions (items 1to 4) may result, worst case, in a short circuit and cause fuming or partial dispersion when the product is used.

Fig 1 : Allowable Voltage (Sine Wave Voltage) – Frequency Characteristics (At Ambient Temperature

POE-D19-00-E-02

Ver: 2 Page: 16 / 18

of 105°C or less)



Because of influence of harmonics, when the applied voltage is a rectangular wave or pulse wave

Copyright © by Walsin Technology Corporation I All rights reserved.

/AL	SIN TECHNOLOGY CORPORATION		<b>PSA</b>		
ſ	LN Series DC 1kV,2kV Low Dissipation Ceramic Disc Capacitor	POE-D19-00-E-02	Ver: 2 Page: 17 / 18		

voltage (instead of a sine wave voltage), the heat generated by the capacitor is higher than the value obtained by application of the sine wave with the same fundamental frequency.

Roughly calculated for reference, the allowable voltage for a rectangular wave or pulse wave corresponds approximately to the allowable voltage for a sine wave whose fundamental frequency is twice as large as that of the rectangular wave or pulse wave. This allowable voltage, however, varies depending on the voltage and current waveforms.

#### 8.2 Storage and Operating Condition:

Operating And Storage Environment

The insulating coating of capacitors does not form a perfect seal; therefore, do not use or store capacitors in a corrosive atmosphere, especially where chloride gas, sulfide gas, acid, alkali, salt or the like are present. And avoid exposure to Moisture. Before cleaning, bonding or molding this product, verify that these processes do not affect product quality by testing the performance of a cleaned, bonded or molded product in the intended equipment. Store the capacitors where the temperature and relative humidity do not exceed –10 to 40 degrees centigrade and 15 to 85 % for 6 months maximum and use within the period after receiving the capacitors.

Failure to follow the above cautions may result, worst case, in a short circuit and cause fuming or partial dispersion when the product is used.

#### **8.3 Soldering and Mounting:**

#### I. Vibration And Impact

Do not expose a capacitor or its leads to excessive shock or vibration during use.

#### II. Soldering

When soldering this product to a Pcb / Pwb, do not exceed the solder heat resistance specification of the capacitor. Subjecting this product to excessive heating could melt the internal junction solder and may result in thermal shocks that can crack the ceramic element. When soldering capacitor with a soldering iron, it should be performed in following conditions.

Temperature of iron-tip: 400 ℃ Max.

Soldering iron wattage: 50W Max.

Soldering time: 3.5 sec. Max.

Failure to follow the above cautions may result, worst case, in a short circuit and cause fuming or partial dispersion when the product is used.

nnology

#### 8.4 Cleaning (ultrasonic cleaning):

To perform ultrasonic cleaning, observe the following conditions.

Rinse bath capacity: output of 20-watts per liter or less.

Rinsing time: 5 min. Maximum.

Do not vibrate the Pcb/Pwb directly.

Excessive ultrasonic cleaning may lead to fatigue destruction of the lead wires.

#### 8.5 Caution (Handling)

Vibration And Impact


Do not expose a capacitor or its leads to excessive shock or vibration during use.

Failure to follow the above cautions may result, worst case, in a short circuit and cause fuming or partial dispersion when the product is used.

#### 9.Drawing of internal structure and material list:







#### Remarks :

No.	Part name	Material	Model/Type	Component
1	Insulation Coating	Epoxy polymer	1.EF-150C	Epoxy resin、Pigment
			2.EF-150(HF)	(Blue / UL 94 V-0 /)
			3.PCE-210	The minimum thickness of coating
			2.PCE-300(HF)	(reinforced insulation) is 0.4mm
2	Dielectric Element	Ceramic	CH/SL/Y5P/Y5U/Y5V	SrTiO3
3	Solder	Tin-silver	Sn96.5-Ag3-Cu0.5	Sn96.5-Ag3-Cu0.5
4	Electrodes	Ag	1.SP-160PL	Silver      Glass frit
			2.SP-260PL	
5	Leads wire	Tinned copper clad	0.55±0.05 mm	Substrate metal: Fe & Cu
		steel wire		Surface plating: Sn 100%(3~7µm)



单击下面可查看定价,库存,交付和生命周期等信息

>>Walsin Technology(华新科技(华科))

>>点击查看相关商品