

# SLP65R170E7 / SLF65R170E7




## 650V N-Channel MOSFET

### General Description

This Power MOSFET is produced using Maple semi's advanced trench MOSFET technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies.

### Features

- 20A, 650V,  $R_{DS(on)} = 170\text{m}\Omega @ V_{GS} = 10\text{ V}$
- Low gate charge(typ.  $Q_g = 30.2\text{nC}$ )
- High ruggedness Ultra
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability



### Absolute Maximum Ratings

$T_c = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	SLP65R170E7 / SLF65R170E7	Units
$V_{DSS}$	Drain-Source Voltage	650	V
$I_D$	Drain Current - Continuous ( $T_c = 25^\circ\text{C}$ )	20 *	A
	- Continuous ( $T_c = 100^\circ\text{C}$ )	12*	A
$I_{DM}$	Drain Current - Pulsed	(Note 1)	A
$V_{GSS}$	Gate-Source Voltage	$\pm 30$	V
EAS	Single Pulsed Avalanche Energy	(Note 2)	mJ
$I_{AR}$	Avalanche Current	(Note 1)	A
E <sub>AR</sub>	Repetitive Avalanche Energy	(Note 1)	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	20
	MOSFET dv/dt		100
$P_D$	Power Dissipation ( $T_c = 25^\circ\text{C}$ )	36	W
	- Derate above $25^\circ\text{C}$	0.29	W/ $^\circ\text{C}$
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to +150	$^\circ\text{C}$
$T_L$	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	260	$^\circ\text{C}$

\* Drain current limited by maximum junction temperature.

### Thermal Characteristics

Symbol	Parameter	SLP65R170E7 / SLF65R170E7	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	3.5	$^\circ\text{C/W}$
$R_{\theta JS}$	Thermal Resistance, Case-to-Sink Typ.	-	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5	$^\circ\text{C/W}$

## Electrical Characteristics

$T_c = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

### Off Characteristics

$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}, I_{\text{D}} = 1 \text{ mA}$	650	--	--	V
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}, I_{\text{D}} = 1 \text{ mA}, T_J = 150^\circ\text{C}$	650	--	--	V
$I_{\text{DS}}^{\text{SS}}$	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 650 \text{ V}, V_{\text{GS}} = 0 \text{ V}$	--	--	1	uA
		$V_{\text{DS}} = 480 \text{ V}, T_c = 125^\circ\text{C}$	--	2	--	uA
$I_{\text{GSSF}}$	Gate-Body Leakage Current, Forward	$V_{\text{GS}} = 30 \text{ V}, V_{\text{DS}} = 0 \text{ V}$	--	--	100	nA
$I_{\text{GSSR}}$	Gate-Body Leakage Current, Reverse	$V_{\text{GS}} = -30 \text{ V}, V_{\text{DS}} = 0 \text{ V}$	--	--	-100	nA

### On Characteristics

$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}, I_{\text{D}} = 1.7 \text{ mA}$	2.5	--	4.5	V
$R_{\text{DS}(\text{on})}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 10 \text{ V}, I_{\text{D}} = 10 \text{ A}$	--	150	170	mΩ

### Dynamic Characteristics

$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}} = 400 \text{ V}, V_{\text{GS}} = 0 \text{ V}, f = 250 \text{ KHz}$	--	1240	--	pF
$C_{\text{oss}}$	Output Capacitance		--	34	--	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance		--	--	--	pF

### Switching Characteristics

$t_{\text{d}(\text{on})}$	Turn-On Delay Time	$V_{\text{DS}} = 400 \text{ V}, I_{\text{D}} = 10 \text{ A}, R_{\text{G}} = 10 \Omega, V_{\text{GS}} = 10 \text{ V}$ (Note 4, 5)	--	12	--	ns
$t_r$	Turn-On Rise Time		--	8	--	ns
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time		--	53	--	ns
$t_f$	Turn-Off Fall Time		--	10	--	ns
$Q_g$	Total Gate Charge	$V_{\text{DS}} = 400 \text{ V}, I_{\text{D}} = 10 \text{ A}, V_{\text{GS}} = 10 \text{ V}$ (Note 4, 5)	--	30.2	--	nC
$Q_{\text{gs}}$	Gate-Source Charge		--	5.8	--	nC
$Q_{\text{gd}}$	Gate-Drain Charge		--	15.4	--	nC
$R_{\text{G}}$	Gate Resistance	$f = 1 \text{ MHz}$		1.3		Ω


### Drain-Source Diode Characteristics and Maximum Ratings

$I_s$	Maximum Continuous Drain-Source Diode Forward Current	--	--	20	A	
$I_{\text{SM}}$	Maximum Pulsed Drain-Source Diode Forward Current	--	--	57	A	
$V_{\text{SD}}$	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0 \text{ V}, I_s = 10 \text{ A}$	--	--	1.2	V
$t_{\text{rr}}$	Reverse Recovery Time	$V_{\text{DD}} = 400 \text{ V}, I_s = 10 \text{ A}, dI_f / dt = 100 \text{ A/us}$ (Note 4)	--	274	--	ns
$Q_{\text{rr}}$	Reverse Recovery Charge		--	3.33	--	uC


#### Notes:

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2.  $I_{\text{AS}} = 4 \text{ A}, V_{\text{DD}} = 50 \text{ V}, R_{\text{G}} = 25 \Omega$ , Starting  $T_J = 25^\circ\text{C}$
3.  $I_{\text{SD}} \leq 10 \text{ A}, di/dt \leq 200 \text{ A/us}, V_{\text{DD}} \leq 400$ , Starting  $T_J = 25^\circ\text{C}$
4. Pulse Test : Pulse width  $\leq 300 \mu\text{s}$ , Duty cycle  $\leq 2\%$
5. Essentially independent of operating temperature


## Typical Characteristics




**Figure 1. On-Region Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage**



**Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature**



**Figure 5. Capacitance Characteristics**



**Figure 6. Gate Charge Characteristics**

## Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation  
vs Temperature




Figure 8. On-Resistance Variation  
vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs.  
Case Temperature




Figure 11.  $E_{oss}$  vs. Drain to Source Voltage






Figure 12. Transient Thermal Response Curve


## Gate Charge Test Circuit & Waveform






## Resistive Switching Test Circuit & Waveforms



## Unclamped Inductive Switching Test Circuit & Waveforms



## Peak Diode Recovery dv/dt Test Circuit & Waveforms



单击下面可查看定价，库存，交付和生命周期等信息

>>[Maplesemi \(美浦森半导体\)](#)