# *MPQ7920*



## **5V PMIC with Four 2A/2.5A/4.5A/4.5A Buck Converters, 5 LDOs, and Flexible System Settings via I<sup>2</sup>C and MTP, AEC-Q100**

### **DESCRIPTION**

The MPQ7920 is a complete power management solution that integrates four highefficiency step-down DC/DC converters, five low-dropout regulators, and a flexible logic interface.

Constant-on-time (COT) control in the DC/DC converter provides fast transient response. The adjustable switching frequency (up to 2.75MHz) during CCM greatly reduces external inductor and capacitor value. Full protection features include UVLO, OCP, OVP, and thermal shutdown.

The output voltage is adjustable through the  $l^2C$ bus or preset by the MTP (multiple-time programmable). The power-on/off sequence is also programmable via the MTP and can be controlled through I<sup>2</sup>C bus online.

The MPQ7920 requires a minimal number of external components, and is available in a space-saving QFN-26 (3.5mmx4.5mm) package with wettable flanks. This part is AEC-Q100 qualified.

### **FEATURES**

- **High-Efficiency Step-Down Converters**
	- o Buck 1: 4.5A DC/DC Converter
	- o Buck 2: 2.5A DC/DC Converter
	- o Buck 3: 4.5A DC/DC Converter
	- o Buck 4: 2A DC/DC Converter
	- o Buck 1 and Buck 3 Can Work in Parallel
	- o Buck 2 and Buck 4 Can Work in Parallel
	- o 2.7V to 5.5V Operating Input Range
	- o 0.4V to 3.58V/12.5mV Step or 0.4V to 2.2V/7.4mV Step Option  $V_{\text{OUT}}$  Range for Buck 1, Buck 2, and Buck 3
	- $\circ$  0.4V to 3.58V/12.5mV step V<sub>OUT</sub> Range for Buck 4
	- o Adjustable Switching Frequency
	- o Adjustable Soft-Start Time
	- o Adjustable Phase Delay
	- o Programmable Forced PWM, Auto-PFM, PWM Mode
	- o Output OCP, OVP

### • **Low-Dropout Regulators**

- o One RTC Dedicated LDO
- o Four Low-Noise LDOs
- o Two Separate Input Power Supplies
- o 50mV Dropout at 300mA Load
- **System**
	- $\circ$ <sup>2</sup>C Bus and User Programmable MTP
	- $\circ$  Two-Time Programmable MTP  $(1)$
	- o Power-On/Off Control
	- o Multi-Function LDO2/EN1 Pin (EN1 Input Logic Level ≤ 3.3V)
	- o Power-On Reset Output
	- o Flexible Power-On/Off Sequence via MTP (0.5ms/2ms/8ms/16ms Selectable Time Slot)
	- o Flexible DC/DC, LDO On/Off via the MTP
	- $\circ$   $\pm$ 4kV HBM and  $\pm$ 2kV CDM ESD Rating for All Pins
	- o Available in a QFN-26 (3.5mmx4.5mm) Package
	- o Available in AEC-Q100 Grade 1

#### **Note:**

1) The two-time programmable MTP is only for the standard version of the MPQ7920GRM-0000-AEC1 (see page 41).

# **APPLICATIONS**

- Automotive Infotainment
- Automotive Video Recorder
- Automotive Display Electronics

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

MPQ7920 Rev. 1.1 **1** MonolithicPower.com **1** 1/12/2022 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2022 MPS. All Rights Reserved.



## **TYPICAL APPLICATION**



### **MTP E-FUSE SELECTED TABLE BY DEFAULT (MPQ7920GRM-0003):**



MonolithicPower.com<br>1/12/2022 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2022 MPS. All Rights Reserved.



### **ORDERING INFORMATION**



\* For Tape & Reel, add suffix -Z (e.g. MPQ7920GRM-xxxx-AEC1-Z).

\*\* "xxxx" is the configuration code identifier for the register setting stored in the OTP.

The default number is "0003". Each "x" can be a hexadecimal value between 0 and F. Work with an MPS FAE to create this unique number, even if ordering the "0003" code.

MPQ7920GRM-0003-AEC1 is the default version, which can be MTP 1 time.

MPQ7920GRM-0000-AEC1 is the standard version for sampling, which can be MTP 2 times.

### **TOP MARKING**

MPSYW M7920

LLLLL

MPS: MPS prefix Y: Year code W: Week code M7920: Part number LLLLL: Lot number

### **EVALUATION KIT EVKT-MPQ7920**

EVKT-MPQ7920 kit contents (items below can be ordered separately):



#### **Order direct from MonolithicPower.com or our distributors.**









### **PACKAGE REFERENCE**

### **PIN FUNCTIONS**





# **PIN FUNCTIONS** *(continued)*





### **ABSOLUTE MAXIMUM RATINGS** (1)



### *ESD Ratings* (3)



#### *Recommended Operating Conditions* (4)



### *Thermal Resistance θJA θJC*



#### **Notes:**

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J$  (MAX), the junction-toambient thermal resistance  $\theta_{JA}$ , and the ambient temperature TA. The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) =  $(T_J)$ (MAX) -  $T_A$ ) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation may cause excessive die temperature, and the regulator can go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) HBM, per JEDEC specification JESD22-A114; CDM, per JEDEC specification JESD22-C101, AEC specification AECQ100-011. JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.
- 4) The device is not guaranteed to function outside of its operating conditions.
- 5) Operating devices at junction temperatures greater than 125°C is possible; contact MPS for details.
- 6) Measured on EVQ7920-R-00A, 4-layer PCB.
- 7) Measured on JESD51-7, 4-layer PCB. The value of  $\theta_{JA}$  given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.



# **ELECTRICAL CHARACTERISTICS**

 $V_{IN1}$  =  $V_{IN2}$  =  $V_{IN3}$  =  $V_{IN4}$  =  $V_{IN5}$  = AVIN = 5V, T」 = -40°C to +125°C, typical value is tested at T」 = 25°C, **unless otherwise noted.** (8)





### **ELECTRICAL CHARACTERISTICS** *(continued)*

 $V_{IN1}$  =  $V_{IN2}$  =  $V_{IN3}$  =  $V_{IN4}$  =  $V_{IN5}$  = AVIN = 5V, T」 = -40°C to +125°C, typical value is tested at T」 = 25°C, **unless otherwise noted.** (8)





### **ELECTRICAL CHARACTERISTICS** *(continued)*

 $V_{IN1}$  =  $V_{IN2}$  =  $V_{IN3}$  =  $V_{IN4}$  =  $V_{IN5}$  = AVIN = 5V, T」 = -40°C to +125°C, typical value is tested at T」 = 25°C, **unless otherwise noted.** (8)





# **ELECTRICAL CHARACTERISTICS** *(continued)*

 $V_{IN1} = V_{IN2} = V_{IN3} = V_{IN4} = V_{IN5} = AVIN = 5V$ , T<sub>J</sub> = -40°C to +125°C, typical value is tested at T<sub>J</sub> = 25°C, **unless otherwise noted.** (8)



#### **Notes:**

8) Tested with default version MPQ7920GRM-0003-AEC1.

9) Guaranteed by engineering sample characterization.

10) It is recommended to begin operating the I<sup>2</sup>C function after the power-on sequence is complete (all enabled power rails have finished starting up). See the  $I<sup>2</sup>C$  timing chart below when reading  $I<sup>2</sup>C$  interface specifications.



#### **I <sup>2</sup>C Timing Diagram**



# **TYPICAL CHARACTERISTICS**

**Performance waveforms are tested on the evaluation board,**  $V_{IN} = 5V$ **,**  $T_A = 25^{\circ}C$ **, tested using MPQ7920-0003 parts, unless otherwise noted.**





### **TYPICAL CHARACTERISTICS** *(continued)*

**Performance waveforms are tested on the evaluation board,**  $V_{IN} = 5V$ **,**  $T_A = 25^{\circ}C$ **, tested using MPQ7920-0003 parts, unless otherwise noted.**





### **TYPICAL PERFORMANCE CHARACTERISTICS**

**Performance waveforms are tested on the evaluation board,**  $V_{IN} = 5V$ **,**  $T_A = 25^{\circ}C$ **, tested using MPQ7920-0003 parts, unless otherwise noted.**





**PWRON On**  All buck rails without load



#### **PWRON On**  All LDO rails without load











### **TYPICAL PERFORMANCE CHARACTERISTICS** *(continued)*

**Performance waveforms are tested on the evaluation board,**  $V_{IN} = 5V$ **,**  $T_A = 25^{\circ}C$ **, tested using MPQ7920-0003 parts, unless otherwise noted.**





**SCP Entry** Buck 4 output  $= 1.8V$ 



**SCP Steady State**

Buck 4 output =  $1.8V$ 





**Load Transient Response** IOUT transient from 2.25A to 4.5A, slew rate is  $2.5A/\mu s$ 





### **TYPICAL PERFORMANCE CHARACTERISTICS** *(continued)*

**Performance waveforms are tested on the evaluation board,**  $V_{IN} = 5V$ **,**  $T_A = 25^{\circ}C$ **, tested using MPQ7920-0003 parts, unless otherwise noted.**



#### **Load Transient Response**

 $I<sub>OUT</sub>$  transient from 1A to 2A, slew rate is 2.5A/µs





### **FUNCTIONAL BLOCK DIAGRAM**



**Figure 2: Functional Block Diagram**



### **OPERATION**

The MPQ7920 provides a complete power management solution for automotive 5V systems, including infotainment, video recorders, and more. It integrates four 4-channel highfrequency, synchronous, rectified, step-down, switch-mode converters and five low-dropout regulators. With all components inside a compact QFN-26 (3.5mmx4.5mm) package, it greatly reduces component count and PCB space.

I <sup>2</sup>C and MTP interfaces provide an adjustable default output voltage, power-on sequence, and dynamic voltage scaling. In addition, the  $l^2C$ provides powerful logic functions. See the Register Map section on page 26 for more details.



**Figure 3: Power Control State Machine Diagram**

#### **Power Control**

#### **State Machine Description**

The state machine (see Figure 3) has a number of status options, including no supply, power off, power-on sequence, power on, power-off sequence, program MTP, and shutdown. These statuses are described below.

#### *No Supply*

The PMIC's input pin has a UVLO detection circuit. If the input voltage (AVIN) is below the UVLO rising threshold, all of the PMIC's functions are disabled.

#### *Power Off*

All power rails are powered off. When AVIN exceeds its rising UVLO, the PMIC enters the power-off state. In this state, the PMIC is always monitoring the power-on factors; once a poweron factor is detected, the device changes to the power-on sequence state.



#### *Power-On Sequence*

The DC/DC converters and LDOs turn on sequentially according to the order programmed by the MTP e-fuse.

#### *Power On*

The DC/DC converters and LDOs are turned on. The RSTO pin's output switches high. In this state, the PMIC is always monitoring the power off and program MTP factors.

#### *Power-Off Sequence*

The PMIC enters this sequence when it detects the power off factors during a power on state. First, the RSTO is switched low, then the DC/DC converters and LDOs turn off sequentially according to the order programmed by the MTP e-fuse.

#### *Program MTP*

The PMIC shuts down all buck regulators and LDOs with the power-off sequence when entering program MTP mode. After MTP programming is complete, the PMIC reloads the MTP to the I<sup>2</sup>C registers and then monitors for power-on factors.

#### *Shutdown Event*

If the PMIC detects any of the conditions shown below, it immediately changes to a no supply or power off state, regardless of the current state.

- If the input voltage is below the UVLO falling threshold, the device enters a no supply state.
- If over-temperature protection (OTP) is triggered, the device enters a power-off state.

#### **Note:**

11) If the PMIC enters a power-off state due to OTP being triggered, then LDORTC is off.

#### **Power-On Factor**

The PMIC has several power-on factors, including PWR\_ON, thermal recovery, and EN1. These factors are described below.

#### *PWRON\_ON*

If the PWRON pin is pulled to logic high (PWRON MODE = 0) or there is a falling edge on the PWRON pin (PWRON MODE = 1), the PMIC enters the power-on sequence. See the PWRON Functions section on page 21 for more details.

#### *Thermal Recovery*

The part enters a power off state if the die temperature exceeds the thermal protection threshold. Once the die temperature falls below the threshold, the PMIC enters the power-on sequence again.

#### *EN1*

If pin 23 is selected as EN1, and EN1 is pulled to logic high (EN1\_INV defines EN1 as active high) or EN1 is pulled to logic low (EN1\_INV defines EN1 as active low), then the power rails controlled by EN1 enter the power-on sequence. See the EN1 Functions section on page 23 for more details.

#### **Power-On Sequence**

There are 16 time slots for the power-on sequence. All of the DC/DC converters and LDOs except OUTRTC LDO can be programmed between 0 and 15 time slots by the MTP e-fuse. The delay time between each time slot is adjustable with the MTP TIME SLOT bits. The time does not change the switching frequency.

RSTO switches high with RSTO\_DELAY time when the power-on sequence is complete. The DC/DC converter and LDO power-on sequence is set by POWER\_ON\_SLOT\_NO and PWR\_ON\_TIME\_SLOT\_MODE. See the MTP table on page 26 for more details.



**Figure 4: Power-On Sequence** 



#### **OUTRTC ON**

The OUTRTC LDO is always on if both VIN2 and AVIN are above their respective UVLO rising thresholds, regardless of any other pin statuses. OUTRTC turns off if either VIN2 or AVIN fall below their respective UVLO falling thresholds or if thermal shutdown is triggered.

#### **Other Buck Regulators and LDOs On**

The MPQ7920 provides a programmable poweron sequence. The MTP configuration table on page 26 shows bits to set the time slot number for each channel.

#### **Power-Off Factor**

The PMIC power-off factors are PWRON\_OFF and EN1. They are described below.

#### *PWRON\_OFF*

If the PWRON pin is pulled to logic low (PWRON MODE = 0) or a falling edge on the PWRON pin (PWRON\_MODE = 1), the PMIC enters a power-off sequence. See the PWRON Functions section on page 21 for more details.

#### *EN1*

If pin 23 is selected as EN1, and EN1 is pulled to logic low (EN1\_INV defines EN1 as active high) or EN1 is pulled to logic high (EN1\_INV defines EN1 as active low), then the power rails controlled by EN1 enter the power-off sequence. See the EN1 Functions section on page 23 for more details.

#### **Power-Off Sequence**

There are 16 time slots for the power-off sequence. All of the DC/DC converters and LDOs, except OUTRTC LDO, can be programmed between 0 and 15 time slots by the MTP e-fuse. The delay time between each time slot is adjustable with the MTP TIME\_SLOT bits. The time does not change the switching frequency.

The power-off sequence begins at the maximum used time slot number. Therefore, the power-off sequence does not always start from time slot 15.

RSTO is pulled low prior to the DC/DC converters and LDOs starting to turn off. The DC/DC converter and LDO power-off sequence is set by POWER\_OFF\_SLOT\_NO and POWER OFF SLOT MODE. See the MTP table on page 26 for more details.





### **Program MTP**

Programming the MTP e-fuse through the I<sup>2</sup>C interface must strictly follow the steps below:

- 1. Ensure that all bucks and LDOs have no load before programming the MTP e-fuse.
- 2. Write the correct MTP program password to register 0x26.
- 3. Set ENTER\_MTP\_MODE = 1 to enter MTP program mode. All buck regulators and LDOs shut down in this mode.
- 4. Write the desired content to the I<sup>2</sup>C registers.
- 5. Increase the VIN1 and AVIN power supply to between 6.4V and 6.5V with a minimum 150mA current capability.
- 6. Set PROGRAM\_MTP = 1 to start the MTP  $e$ fuse program.
- 7. The PMIC calculates the sum of all related I<sup>2</sup>C registers to be burned to the MTP register. The checksum result will also be written to the MTP register.
- 8. After the MTP write operation finishes (typically takes 100ms), the PMIC sets the PROGRAM MTP bit to 0, and the  $I^2C$ register write protection is unlocked. ENTER MTP MODE is also set to 0.
- 9. After MTP programming, the MPQ7920 reloads the MTP to the related  $I^2C$  registers and the PWRON pin function is re-enabled. The buck and LDO regulators then power up based on their power-on factors. After the power-up sequence completes,  $I^2C$ communication is enabled.
- 10. Decrease the VIN1 and AVIN voltage to <5.5V, then restart the power supply for normal operation.

During VIN power-up, before loading the MTP data into the I <sup>2</sup>C register, the PMIC does a checksum calculation for all related MTP registers, then compares it with the checksum byte. If they match, the MTP data is loaded into the  $I^2C$  register. If not, the  $I^2C$  register uses the hard-coded default value. There is an l<sup>2</sup>C register flag bit to indicate a checksum error.

#### **Shutdown Sequence**

If the input voltage is below the UVLO falling threshold or if the IC is over-temperature, the PMIC enters the shutdown sequence<br>immediately. All of the DC/DC and LDO immediately. All of the DC/DC regulators turn off at the same time.



**Figure 6: Shutdown Sequence**

#### **High-Efficiency Buck Regulator**

Buck 1 through buck 4 are synchronous, stepdown DC/DC converters that have built-in UVLO, soft start, compensation, and hiccup current limit protection. Fixed-frequency, constant-on-time (COT) control provides fast transient response. The switching clock is phase shifted from buck 1 through buck 4 during CCM operation. Buck 1 through buck 4 support 100% duty cycle mode.

#### **Power Supply and UVLO**

VIN1 is the power supply for buck 1. VIN2 is the power supply for buck 2, LDORTC, LDO2, and LDO3. VIN3 is the power supply for buck 3. VIN4 is the supply for buck 4. VIN5 is the power supply for LDO4 and LDO5. AVIN is the power input to bias the internal logic blocks.

VIN1, VIN2, VIN3, VIN4, VIN5, and AVIN have their own UVLO thresholds with proper hysteresis. Once AVIN ramps up and exceeds the UVLO rising threshold, the PWRON logic is enabled and ready to accept start-up and shutdown commands. LDORTC is active once VIN2 exceeds its rising threshold.

#### **Internal Soft Start**

Soft start is implemented to prevent the PMIC output voltage from overshooting during start-up. When the PMIC starts up, the internal circuitry of each power rail generates a soft-start voltage that ramps up from 0V. The soft-start period lasts until the voltage on the soft-start capacitor exceeds the reference voltage. At this point, the reference voltage takes over.



For the four 4-channel buck outputs, the softstart times are MTP-adjustable. For the LDO2 through LDO5 outputs, the soft-start times are internally fixed at 50µs. For LDORTC, the softstart slew rate is consistent at 25mV/µs.

#### **Output Discharge**

In order to discharge the output capacitor during the power-off sequence, there is a passive discharge path from the DC/DC converters' and LDOs' output to ground. The discharge path is turned on when its corresponding channel is disabled. The typical discharge resistance is  $7Ω$ . The discharge function can be enabled or disabled through the I<sup>2</sup>C interface.

### **Over-Voltage Protection (OVP)**

The MPQ7920 monitors the feedback voltage to detect an over-voltage condition. When the feedback voltage exceeds 120% of the target voltage, the controller turns off both the high-side MOSFET (HS-FET) and low-side MOSFET (LS-FET), and the discharge path is turned on. The part exits this regulation period once the feedback voltage falls below 110% of the reference voltage.

#### **Over-Current Protection (OCP)**

If the peak inductor current reaches its limit (set via the  $I^2C$  registers) when the HS-FET is on, OCP is triggered. The LS-FET is forced on until the inductor current drops to the valley current limit; then the HS-FET turns on again. The part does not exit OCP unless the inductor peak current falls below the limit. If the OCP time lasts for longer than 150µs (typical), the buck enters hiccup mode.

### **System Control Signals PWRON Functions**

PWRON is an input pin to the IC that generates a power-on or power-off event. This pin can be configured to detect a level or a falling edge via the MTP.

When the PWRON MODE bit  $= 1$ , the PWRON\_DEBOUNCE\_TIMER\_bit can set the PWRON pin's debounce timer to filter out mechanical switch short press noise.

When the PWRON\_MODE bit =  $0$ , PWRON works as an enable pin. Apply a logic high voltage to turn the PMIC on; apply a logic low voltage to turn the PMIC off.

### **PWRON\_MODE = 1 (Edge Trigger)**

### *Power On*

If AVIN is above the UVLO threshold and PWRON is asserted low for longer than PWRON\_DEBOUNCE\_TIMER\_when the PMIC is powered off, the power-on sequence begins. The power-on sequence must complete, and then the PWRON detection function is reenabled.

### *Power Off*

If PWRON asserts low for longer than PWRON\_DEBOUNCE\_TIMER when the device is powered on, the power-off sequence begins. The MPQ7920 turns off all regulators and LDOs (except OUTRTC). The power-off sequence is pre-programmed by the MTP e-fuse.



#### **Figure 7: PWRON\_MODE = 1, Press PWRON to Power On**

If the PWRON pin is still pulled low after the power-off sequence completes, the MPQ7920 remains in its power off state. If the PWRON pin is pulled high after the power-off sequence completes, the MPQ7920 continues the power-off sequence.

# **MPQ7920 – 5V POWER MANAGEMENT IC WITH I<sup>2</sup>C AND MTP, AEC-Q100**  $PWRON$   $\qquad 0 \qquad 0 \qquad 0$



#### **Figure 8: PWRON\_MODE = 1, Press PWRON to Power Off**

### **PWRON\_MODE = 0 (Level Trigger)**

The PMIC enters the power-on sequence once the input voltage (AVIN) exceeds its UVLO threshold and PWRON is pulled high.

If PWRON is pulled low when the MPQ7920 is powered on, the device executes the power-off sequence. If PWRON is pulled high when the MPQ7920 is powered off, the MPQ7920 executes a power-on sequence. During a poweron sequence or power-off sequence, the PWRON pin function is blanked until the sequence is complete. For example, during a power-off sequence, even if PWRON is pulled high, the PMIC finishes the power-off sequence first, then executes the power-on sequence (see Figure 9).



**Figure 9: PWRON Enable and Disable Function**



**Figure 10: EN1 Function**



#### **EN1 Functions**

EN1 is a multi-function pin with an LDO2 output. If the EN1 function is selected on pin 23, then the MPQ7920 supports the operations described below.

The EN1 pin can be used to control the on/off sequence of the power rails. This is especially useful for non-I <sup>2</sup>C interface applications.

Figure 10 on page 22 shows the EN1 function. EN1\_INV defines EN1 as active high or active low. If EN1 controls buck 2 and buck 3 and EN1 INV is set to active high, then EN1 functions as follows:

- If EN1 is pulled low, then buck 2 and buck 3 power off sequentially.
- If EN1 is pulled high, then buck 2 and buck 3 power on sequentially.

PWRON has a higher priority than EN1. If PWRON is pulled low, then all the power rails enter the power-off sequence.

The buck converter and LDO regulator can be enabled and disabled via the PWRON and EN1 pins.

#### **Thermal Warning and Shutdown**

Thermal warning and shutdown prevent the part from operating at exceedingly high temperatures. When the silicon die temperature exceeds 120°C, the MPQ7920 sets the OTWARNING bit to 1. When the temperature falls to 97°C, this bit can be cleared by writing 1 to it.

If the die temperature exceeds 153°C, the MPQ7920 sets the OTEMPP bit to 1, and the system enters the shutdown sequence. When the temperature falls to 130°C, the regulator enters the power-on sequence again.

#### **I <sup>2</sup>C Timing**

The PMIC's I<sup>2</sup>C interface is powered by an internal, fixed, 2V power supply. When VIN exceeds its under-voltage lockout (UVLO) threshold during VIN power-up, this indicates that the 2V LDO power supply is ready. The  $I^2C$ function is disabled during the power-on sequence. When the power-on sequence is complete (for all enabled power rails), the  $l^2C$  is available (see Figure 11).

When the I <sup>2</sup>C is not used, SCL and SDA should be pulled high by a resistor.



**Figure 11: I <sup>2</sup>C Timing Graph**



### **I <sup>2</sup>C INTERFACE**

#### **I <sup>2</sup>C Serial Interface Description**

The I <sup>2</sup>C is a two-wire, bidirectional serial interface consisting of a data line (SDA) and a clock line (SCL). The lines are externally pulled to a bus voltage when they are idle. A master device is connected to the line; it generates the SCL signal and device address, and arranges the communication sequence.

The MPQ7920 interface is an I<sup>2</sup>C slave that can support fast mode (400kHz) and high-speed mode (3.4Mhz). The  $I^2C$  interface adds flexibility to the power supply solution. Among other parameters, the output voltage and transition slew rate can be instantaneously controlled by the I <sup>2</sup>C interface. If the master sends the address as an 8-bit value, the 7-bit address should be followed by 0 or 1 to indicate a read or write (R/W) operation, respectively.

#### **Start and Stop Conditions**

The start and stop conditions are signaled by the master device, and signify the beginning and the end of the  $I^2C$  transfer. The start  $(S)$  condition is defined as the SDA signal transitioning from high to low while the SCL is high. The stop (P) condition is defined as the SDA signal transitioning from low to high while the SCL is high (see Figure 12).

The master then generates the SCL clocks, and transmits the device address and the R/W direction bit on the SDA line.



**Figure 12: Start and Stop Conditions**

#### **Transfer Data**

Data is transferred in 8-bit bytes by the SDA line. Each byte of data should be followed by an acknowledge bit.

### **I <sup>2</sup>C Update Sequence**

The MPQ7920 requires a start condition, a valid  $I<sup>2</sup>C$  address, a register address byte, and a data byte for a single data update. After receiving each byte, the MPQ7920 acknowledges the byte by pulling the SDA line low during the high period of a single clock pulse. A valid  $I^2C$  address selects the MPQ7920. The MPQ7920 performs an update on the falling edge of the LSB byte. Figure 13, Figure 14, and Figure 15 show examples of  $l^2C$  write and read sequences.







**Figure 15: I <sup>2</sup>C Read Example – Read Single Register**

### **REGISTER DESCRIPTION**

### **MTP E-Fuse Configuration Table**



#### **Notes:**

12) The default register value is based on the MPQ7920-0003 specifications.



### **REGISTER DESCRIPTION**

### **MTP E-Fuse Table Description**



MPQ7920 Rev. 1.1 **1988** MonolithicPower.com<br>1/12/2022 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2022 MPS. All Rights Reserved.

















#### **Table 1: Output Reference Voltage Chart (Used for 12.5mV DVS Resolution)**





#### **Table 1: Output Reference Voltage Chart (Used for 12.5mV DVS Resolution)** *(continued)*







### **Table 1: Output Reference Voltage Chart (Used for 12.5mV DVS Resolution)** *(continued)*

#### **I <sup>2</sup>C Bus Slave Address**

The slave address is a 7-bit address followed by an 8th read or write (R/W) data direction bit. The A5 to A1 bits can be configured by the MTP e-Fuse.



#### **Notes:**

13) This bit is configurable by the MTP e-fuse.

14) By default, the slave address is 0x69, A[7:1] = 110 1001.



### **I <sup>2</sup>C REGISTER MAP**



#### **Notes:**

15) The I <sup>2</sup>C bits do not control the circuitry. The MTP bits control these functions. The MTP value reloads the circuitry while PWRON turns off, the MTP is configured, or AVIN exceeds the UVLO threshold. 16) Reserved bits must be written to 0.



#### **Register Description**

Most of the register bits share the same description as the MTP table. Table 2 lists the descriptions of different register bits.

The I<sup>2</sup>C register's default value is determined by the MTP table.

The I<sup>2</sup>C register can be reset to the hard coded default values under two conditions:

- 1. There is a CRC error while loading the MTP.
- 2. The MTP page is 0.

Over-temperature protection (OTP) does not reset the I<sup>2</sup>C register.

<b>Bits</b>	<b>Name</b>	<b>Default</b>	<b>Description</b>
D[7]	ENTER_MTP_ <b>MODE</b>	$\Omega$	Set this bit to 1 to enter the pre-MTP configuration mode. After MTP configuration is complete, this bit auto-resets to 0.
D[6]	PROGRAM <b>MTP</b>	$\Omega$	Set this bit to 1 to force the PMIC to execute the MTP configuration action. After MTP configuration is complete, this bit auto-resets to 0.
D[X]	<b>PG<sub>x</sub></b>	$\Omega$	Power good indicator for bucks and LDOs. $PG = 1$ when the output voltage exceeds 90% of the reference voltage; $PG = 0$ when the output voltage is below 80% of the reference voltage.
			During I <sup>2</sup> C-controlled dynamic voltage scaling, the PG deglitch timer blanks the possible PG glitch. These PG bits change dynamically to indicate the power good of each buck's and LDO's status.
D[7]	<b>OTWARNING</b>	$\mathbf 0$	Die temperature early warning bit. If this bit is high, the die temperature exceeds 120°C. This bit latches once it is triggered. Write 1 to this bit to clear it.
D[6]	<b>OTEMPP</b>	$\Omega$	Over-temperature indicator. If this bit is high, the IC is in thermal shutdown. This bit latches once it is triggered. Write 1 to this bit to clear it.
D[7:4]	VENDOR_ID	1000	Vendor identification.
D[4]	CHECKSUM_ <b>FLAG</b>	$\mathbf 0$	$D[4] = 1$ : The current MTP page has a CRC or checksum error $D[4] = 0$ : The current MTP's data passes the CRC test
D[1:0]	CURRENT_ MTP PAGE <b>INDEX</b>	01	This bit stores the current MTP page index information. The IC cannot access the MTP again when $D[1:0] = 10b$ . The MPQ7920 only can be configured two times.
			00: The default page. Two other pages can be used 01: First page 10: Second page 11: Reserved

**Table 2: I <sup>2</sup>C Register Description**



### **APPLICATION INFORMATION**

#### **Selecting the Inductor**

For most applications, use a 0.47µH to 2.2µH inductor with a DC current rating at least 25% percent greater than the maximum load current. For highest efficiency, use an inductor with a DC resistance less than 15mΩ. For most designs, the inductance value can be calculated with Equation (1):

$$
L_1 = \frac{V_{\text{OUT}} \times (V_{\text{IN}} - V_{\text{OUT}})}{V_{\text{IN}} \times \Delta I_L \times f_{\text{osc}}}
$$
(1)

Where ∆I<sub>L</sub> is the inductor ripple current.

Choose the inductor ripple current to be approximately 30% of the maximum load current. The maximum inductor peak current can be estimated with Equation (2):

$$
I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}
$$
 (2)

Use an inductor with higher inductance to improve efficiency under light-load conditions (<100mA).

#### **Selecting the Step-Down Converter Input Capacitor**

The step-down converter has a discontinuous input current, and requires a capacitor to supply the AC current to the converter while maintaining the DC input voltage. Use low-ESR capacitors for the best performance. Use ceramic capacitors with X5R or X7R dielectrics because of their low ESR and small temperature coefficients. For most applications, use a 22µF capacitor.

Since C1 absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated with Equation (3):

$$
I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}
$$
 (3)

The worst-case condition occurs at  $V_{IN} = 2V_{OUT}$ , estimated with Equation (4):

$$
I_{C1} = \frac{I_{LOAD}}{2}
$$
 (4)

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality ceramic capacitor (e.g. 0.1μF) placed as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at input. The input voltage ripple caused by the capacitance can be calculated with Equation (5):

$$
\Delta V_{\text{IN}} = \frac{I_{\text{LOAD}}}{f_{\text{SW}} \times C1} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \tag{5}
$$

#### **Selecting the Step-Down Converter Output Capacitor**

The output capacitor for the step-down regulator maintains the DC output voltage. Use ceramic, tantalum, or low-ESR electrolytic capacitors. For best results, use low-ESR capacitors to keep the output voltage ripple low. For most applications, 22µF x 2 ceramic capacitors are recommended.

The output voltage ripple can be estimated with Equation (6):

$$
\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L_1} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_s \times C2}\right)
$$
\n
$$
(6)
$$

Where  $L_1$  is the inductor value, and  $R_{ESR}$  is the equivalent series resistance (ESR) value of the output capacitor.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency and causes the majority of the output voltage ripple. For simplification, the output voltage ripple can be calculated with Equation (7):

$$
\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{SW}}^2 \times L_1 \times C2} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \tag{7}
$$

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be estimated with Equation (8):

$$
\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L_1} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times R_{\text{ESR}}
$$
(8)

The characteristics of the output capacitor also affect the stability of the regulation.

Table 3 lists the recommended components for DC/DC and LDO converters.

#### **Table 3: Recommended External Components for DC/DC and LDO Converters** (17)



#### **Note:**

17) The recommended external components are based on Figure 16 on page 39.

#### **PCB Layout Guidelines** (18)

PCB layout is critical for stable operation. It is recommended to use a 4-layer board for optimal performance. For the best results, refer to Figure 16 and follow the guidelines below:

- 1. Connect the input ground to the GND pin using the shortest and widest trace possible.
- 2. Connect the input capacitor to the VIN pin using the shortest and widest trace possible.
- 3. Ensure FB1 through FB4 are Kelvinconnected to the buck 1 to buck 4 output capacitors. Do not directly connect FB to the inductor's output node.
- 4. Route SW away from sensitive analog areas, such as FB1 through FB4.

#### **Note:**

18) The recommended layout is based on Figure 17 on page 40.





#### **Note:**

19) It is recommended to separate the buck 1 and buck 3's PGND from buck 2 and buck 4's PGND on the top layer.



### **TYPICAL APPLICATION CIRCUITS**



**Figure 17: Typical Application Circuit 1** (20) (21)



**Figure 18: Typical Application Circuit 2 – Parallel Mode** (20) (21)

#### **Notes:**

20) VIN5's minimum input voltage is equal to the maximum nominal output voltage of LDO4 and LDO5. Connect VIN5 to VIN1 if LDO4 and LDO5 are not used.

21) In the 2.2MHz frequency and small duty cycle condition, ensure that the buck on time is >100ns for better stability.



# **APPENDIX MTP E-FUSE SELECTED TABLE BY MPQ7920GRM-0000** (21)



**Note:**

22) MPQ7920GRM-0000-AEC1 is the standard sample version, which can access the MTP 2 times.



# **PACKAGE INFORMATION**

**QFN-26 (3.5mmx4.5mm)**



**TOP VIEW** 



**SIDE VIEW** 



**BOTTOM VIEW** 



**SECTION A-A** 



#### **RECOMMENDED LAND PATTERN**

#### **NOTE:**

1) LAND PATTERNS OF PIN1,9,14,22 HAVE THE SAME **LENGTH AND WIDTH.** 2) ALL DIMENSIONS ARE IN MILLIMETERS. 3) LEAD COPLANARITY SHALL BE 0.08 **MILLIMETERS MAX.** 4) JEDEC REFERENCE IS MO-220. 5) DRAWING IS NOT TO SCALE.



# **CARRIER INFORMATION**







# **REVISION HISTORY**



**Notice:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

单击下面可查看定价,库存,交付和生命周期等信息

[>>MPS\(芯源系统\)](https://www.oneyac.com/brand/982.html)