

## 45V, 6A, Low IQ, Synchronous Step-Down Converter with Frequency Spread Spectrum, **AEC-Q100 Qualified**

#### DESCRIPTION

The MPQ4316 is a frequency-configurable, synchronous, step-down switching converter with integrated internal high-side and low-side power MOSFETs. The device provides 6A (or less) of highly efficient output current with current mode control for fast loop response.

The wide 3.3V to 45V input range accommodates variety of а step-down applications in automotive input environments. A 1.7µA shutdown mode quiescent current allows the device to be used in battery-powered applications.

The device achieves high power conversion efficiency across the wide load range by scaling down the switching frequency under light-load conditions to reduce the switching and gate driving losses.

An open drain power good signal indicates when the output is within 95% to 105% of its nominal voltage.

Frequency foldback helps prevent inductor current runaway during start-up. Thermal provides shutdown reliable. fault-tolerant operation.

The device provides a high duty cycle and lowdropout mode for automotive cold-crank conditions.

The MPQ4316 is available in a QFN-20 (4mmx4mm) package.

#### MPQ4316 FAMILY VERSIONS

Part Number	Output Current	Package Options
MPQ4312	2A	
MPQ4313	3A	
MPQ4314	4A	QFN-20 (4mmx4mm)
MPQ4315	5A	WF <sup>(1)</sup>
MPQ4316	6A	
MPQ4317	7A	

WF means wettable flank.

#### **FEATURES**

- Wide 3.3V to 45V Operating Voltage Range
- 6A of Continuous Output Current
- 1.7µA Low Shutdown Supply Current
- 18µA Sleep Mode Quiescent Current
- Internal 48mΩ High-Side MOSFET and 20mΩ Low-Side MOSFET
- 350kHz to 1000kHz Configurable Switching Frequency for Car Battery Applications
- Can Be Synchronized to External Clock
- Out-of-Phase Synchronized Clock Output
- Fixed Output Options: 3.3V. 5V
- Frequency Spread Spectrum (FSS) for Low
- Symmetric V<sub>IN</sub> for Low EMI
- **Power Good Output**
- External Soft Start
- 100ns Minimum On Time
- Selectable Advanced Asynchronous Mode (AAM) or Forced Continuous Conduction Mode (FCCM)
- Low-Dropout Mode
- Hiccup Over-Current Protection (OCP)
- Available in a QFN-20 (4mmx4mm) Package
- Available in a Wettable Flank Package
- Available in AEC-Q100 Grade 1

### **APPLICATIONS**

- Automotive Infotainment
- **Automotive Clusters**
- Advanced Driver Assistance Systems
- **Industrial Power Systems**

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

100

15mΩ), AAM



## **TYPICAL APPLICATION**





Figure 1: Output Adjustable Version

#### 90 80 70 **EFFICIENCY (%)** 60 50 40 30 VIN=12V VIN=24V 20 VIN=36V 10 VIN=45V 1000 6000 100 0.1 10 LOAD CURRENT (mA)

Efficiency vs. Load Current

 $V_{OUT} = 5V$ ,  $f_{SW} = 470$ kHz, L = 4.7µH (DCR =



**Figure 2: Output Fixed Version** 



### ORDERING INFORMATION

Part Number*	Package	Top Marking	MSL Rating**
MPQ4316GRE-AEC1***			
MPQ4316GRE-33-AEC1***	QFN-20 (4mmx4mm)	See Below	1
MPQ4316GRE-5-AEC1***			

<sup>\*</sup> For Tape & Reel, add suffix -Z (e.g. MPQ4316GRE-AEC1-Z).

\*\* Moisture Sensitivity Level Rating


\*\*\* Wettable Flank

#### **TOP MARKING**

MPSYWW MP4316 LLLLLL E

MPS: MPS prefix Y: Year code WW: Week code MP4316: Part number LLLLL: Lot number E: Wettable flank

### **PACKAGE REFERENCE**



3



## **PIN FUNCTIONS**

Pin #	Name	Description
1	MODE	<b>AAM or FCCM selection pin.</b> Pull MODE high to force the device to operate in forced continuous conduction mode (FCCM), or pull MODE low to force the device to operate in advanced asynchronous mode (AAM) under light loads. Do not float the MODE pin.
2	SYNCIN	<b>SYNC input.</b> Apply a 350kHz to 1000kHz clock signal to the SYNCIN pin to synchronize the internal oscillator frequency to the external clock. This pin has an internal high impedance. Do not float this pin. If using the SYNCIN pin, ensure that the external sync clock has adequate pull-up and pull-down capability. It is recommended to place a $\leq$ 51k $\Omega$ resistor between the SYNCIN pin and GND if the external sync clock's pull-down capability is not sufficient, or if the pin enters a high impedance state.
3, 12	VIN	<b>Input supply.</b> VIN supplies power to all the internal control circuitry, as well as the power switch connected to SW. To minimize switching spikes, it is recommended to connect a decoupling capacitor from VIN to ground, and close to VIN.
4, 5, 10, 11	PGND	Power ground.
6	BST	<b>Bootstrap.</b> BST is the positive power supply for the high-side MOSFET driver connected to SW. Connect a bypass capacitor between the BST and SW pins. To calculate the size of the capacitor, see the Selecting the External BST Diode and Resistor section on page 33.
7, 8	SW	Switch node. SW is the output of the internal power switch.
9	EN	<b>Enable.</b> Pull the EN pin below the specified threshold (0.85V) to shut down the chip. Pull the EN pin above the specified threshold (1V) to enable the chip.
13	SYNCO	<b>SYNC output.</b> The SYNCO pin outputs a clock signal that is 180° out of phase with the internal oscillator signal. It can also output a signal that is opposite to the clock signal applied at the SYNCIN pin. Float the SYNCO pin if it is not used.
14	PG	<b>Power good indicator.</b> The output of PG is an open drain. Use a pull-up resistor when connecting PG to a power source. PG goes high if the output voltage is within 95% to 105% of the nominal voltage. PG goes low if the output voltage is above 106.5% or below 93% of the nominal voltage.
15	NC	Not connected. Float the NC pin if it is not used.
16	VCC	<b>Bias supply.</b> The VCC pin supplies 4.9V to power the internal control circuit and gate drivers. Connect a decoupling capacitor from VCC to ground, and place it close to VCC. To calculate the size of the capacitor, see the Selecting the VCC Capacitor section on page 34.
17	AGND	Analog ground.
18	FB	<b>Feedback input.</b> For a fixed output, set V <sub>OUT</sub> by connecting FB to the center point between the external resistor divider from the output and AGND. The feedback threshold voltage is about 0.815V. Place the resistor divider as close to FB as possible. Avoid placing vias on the FB traces. For a fixed output, connect the FB pin directly to the output.
19	SS	<b>Soft-start input.</b> Place a capacitor from SS to GND to set the soft-start period. The MPQ4316 sources 13µA from SS to the soft-start capacitor (Css) at start-up. As the SS voltage rises, the feedback threshold voltage increases to limit the inrush current during start-up.
20	FREQ	<b>Switching frequency configuration.</b> Connect a resistor from FREQ to ground to set the switching frequency (f <sub>SW</sub> ). See the f <sub>SW</sub> vs. R <sub>FREQ</sub> curve on page 15 to set the frequency.



## ABSOLUTE MAXIMUM RATINGS (2) VIN, EN.....-0.3V to +50V SW ......-0.3V to $V_{IN(MAX)} + 0.3V$ BST......V<sub>SW</sub> + 5.5V All other pins .....-0.3V to +5.5V Continuous power dissipation ( $T_A = 25$ °C) (3) (5) Operating junction temperature ......+150°C Lead temperature ......+260°C Storage temperature.....-65°C to +150°C Electrostatic Discharge (ESD) Ratings Human body model (HBM) .....±2kV Charged device model (CDM) ..... ±750V **Recommended Operating Conditions** Output voltage ( $V_{OUT}$ )....... 0.815V to 0.95 x $V_{IN}$ Operating junction temp (T<sub>J</sub>).... -40°C to +150°C

Thermal Resistance	$oldsymbol{ heta}$ JA	$oldsymbol{ heta}$ JC
QFN-20 (4mmx4mm)		
JESD51-7 <sup>(4)</sup>	44	9°C/W
EVQ4316-R-00A (5)	23	2.5°C/W

#### Notes:

- 2) Exceeding these ratings may damage the device.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature,  $T_J(MAX)$ , the junction-to-ambient thermal resistance,  $\theta_{JA}$ , and the ambient temperature,  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) =  $(T_J (MAX) T_A) / \theta_{JA}$ . Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the regulator may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 4) Measured on JESD51-7, 4-layer PCB. The values given in this table are only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.
- 5) Measured on MPS standard EVB, 9cmx9cm, 4-layer PCB.

5



## **ELECTRICAL CHARACTERISTICS**

 $V_{IN}$  = 12V,  $V_{EN}$  = 2V,  $T_J$  = -40°C to +125°C, typical values are at  $T_J$  = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
V <sub>IN</sub> UVLO rising threshold	INuvlo_rising		2.8	3.0	3.2	V
V <sub>IN</sub> UVLO falling threshold	IN <sub>UVLO_FALLING</sub>		2.5	2.7	2.9	V
V <sub>IN</sub> UVLO hysteresis	IN <sub>UVLO_HYS</sub>			280		mV
VCC voltage	Vcc	Ivcc = 0A	4.6	4.9	5.2	V
VCC regulation		Ivcc = 30mA		1	4	%
VCC current limit	ILIMIT_VCC	Vcc = 4V	100			mA
VIN quiescent current	lα	FB = 0.85V, no load, (sleep mode)		18	26	μA
		MODE = GND (AAM), switching, no load, $R_{FB\_UP}$ = 1MΩ, $R_{FB\_DOWN}$ = 324kΩ		20		μA
VIN quiescent current (switching) <sup>(6)</sup>	IQ_ACTIVE	MODE = high (FCCM), switching, fsw = 2MHz, no load		40		mA
		MODE = high (FCCM), switching, fsw = 470kHz, no load		9.5		mA
VIN shutdown current	I <sub>SHDN</sub>	EN=0V		1.7	3.5	μΑ
FB reference voltage	$V_{FB}$	$V_{IN} = 3.3V \text{ to } 45V, T_J = 25^{\circ}C$	0.807	0.815	0.823	V
The reference voltage	V FB	V <sub>IN</sub> = 3.3V to 45V	0.799	0.815	0.831	V
Output voltage accuracy	Vout	T <sub>J</sub> = 25°C	3234	3300	3366	mV
of MPQ4316-33	<b>V</b> 001		3201	3300	3399	mV
Output voltage accuracy	Vout	$T_J = 25^{\circ}C$	4900	5000	5100	mV
of MPQ4316-5	<b>V</b> 001		4850	5000	5150	mV
FB current	I <sub>FB</sub>	$V_{\text{FB}} = 0.85V$ , adjustable output version	-50	0	+50	nA
Cuitobing fraguency	<b>4</b>	$R_{FREQ} = 62k\Omega$	420	470	520	L/LI=
Switching frequency	fsw	$R_{FREQ} = 26.1k\Omega$	820	1000	1180	kHz
Minimum on time (6)	ton_min			100		ns
Minimum off time (6)	t <sub>OFF_MIN</sub>			80		ns
SYNCIN voltage rising threshold	V <sub>SYNC_RISING</sub>		1.8			٧
SYNCIN voltage falling threshold	VSYNC_FALLING				0.4	V
SYNCIN clock range	fsync	External clock	350		1000	kHz
SYNCO high voltage	Vsynco_high	Isynco = -1mA	3.3	4.5		V
SYNCO low voltage	V <sub>SYNCO_LOW</sub>	I <sub>SYNCO</sub> = 1mA			0.4	V
SYNCO phase shift		Tested under SYNCIN		180		Deg
HS current limit	ILIMIT	Duty cycle = 30%	10	13	16	Α
LS valley current limit	I <sub>LIMIT_VALLEY</sub>		8	10	12	Α



## **ELECTRICAL CHARACTERISTICS** (continued)

 $V_{IN}$  = 12V,  $V_{EN}$  = 2V,  $T_J$  = -40°C to +125°C, typical values are at  $T_J$  = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
ZCD current	Izcd	AAM	-0.15	0.1	+0.35	Α
LS reverse current limit	ILIMIT_REVERSE	FCCM	2	4.5	7	Α
Switch leakage current	Isw_LKG			0.01	1	μΑ
HS switch on resistance	R <sub>ON(HS)</sub>	$V_{BST} - V_{SW} = 5V$		48	80	mΩ
LS switch on resistance	R <sub>ON(LS)</sub>	Vcc = 5V		20	40	mΩ
Soft-start current	Iss	V <sub>SS</sub> = 0V	8	13	19	μA
EN rising threshold	V <sub>EN_RISING</sub>		0.8	1	1.2	V
EN falling threshold	VEN_FALLING		0.65	0.85	1.05	V
EN hysteresis voltage	V <sub>EN_HYS</sub>			190		mV
MODE rising threshold	VMODE_RISING		1.8			V
MODE falling threshold	V <sub>MODE_FALLING</sub>				0.4	V
PG rising threshold	DC	V <sub>FB</sub> rising	92%	95%	98%	
(VFB/VREF)	PGRISING	V <sub>FB</sub> falling	102%	105%	108%	\/
PG falling threshold	PGFALLING	V <sub>FB</sub> falling	90.5%	93.5%	96.5%	$V_{REF}$
(VFB/VREF)	PGFALLING	V <sub>FB</sub> rising	103.5%	106.5%	109.5%	
PG output voltage low	$V_{PG\_LOW}$	Isink = 1mA		0.1	0.3	V
PG rising delay	tpg_r_delay			35		μs
PG falling delay	tpg_f_delay			35		μs
Thermal shutdown (6)	T <sub>SD</sub>			170		°C
Thermal shutdown hysteresis <sup>(6)</sup>	T <sub>SD_HYS</sub>			20		°C


#### Note:


<sup>6)</sup> Derived from bench characterization. Not tested in production





#### TYPICAL CHARACTERISTICS


 $V_{IN} = 12V$ ,  $T_J = -40$ °C to +125°C, unless otherwise noted.


















## TYPICAL CHARACTERISTICS (continued)

 $V_{IN} = 12V$ ,  $T_J = -40$ °C to +125°C, unless otherwise noted.


#### **EN UVLO Threshold vs. Temperature**




## PG Rising/Falling Threshold vs. Temperature




VIN Shutdown Current vs. Temperature




R<sub>HS(ON)</sub> vs. Temperature



R<sub>LS(ON)</sub> vs. Temperature




V<sub>CC</sub> vs. Temperature







## TYPICAL CHARACTERISTICS (continued)

 $V_{IN}$  = 12V,  $T_J$  = -40°C to +125°C, unless otherwise noted.












#### TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{IN}$  = 12V,  $V_{OUT}$  = 3.3V, L = 4.7 $\mu$ H <sup>(7)</sup>,  $f_{SW}$  = 470kHz, AAM,  $T_A$  = 25°C, unless otherwise noted.




11




4/30/2021

#### TYPICAL PERFORMANCE CHARACTERISTICS







#### TYPICAL PERFORMANCE CHARACTERISTICS























 $V_{IN} = 12V$ ,  $V_{OUT} = 5V$ ,  $I_{OUT} = 6A$ ,  $L = 4.7 \mu H^{(7)}$ ,  $f_{SW} = 410 kHz$ ,  $T_A = 25 °C$ , unless otherwise noted. (8)


#### CISPR25 Class 5 Peak Conducted Emissions

150kHz to 108MHz




## CISPR25 Class 5 Average Conducted Emissions

150kHz to 108MHz




#### CISPR25 Class 5 Peak Radiated Emissions

150kHz to 30MHz




## CISPR25 Class 5 Average Radiated Emissions

150kHz to 30MHz




# CISPR25 Class 5 Peak Radiated Horizontal

30MHz to 1GHz



# CISPR25 Class 5 Average Radiated Horizontal

30MHz to 1GHz






 $V_{IN} = 12V$ ,  $V_{OUT} = 5V$ ,  $I_{OUT} = 6A$ ,  $L = 4.7 \mu H^{(7)}$ ,  $f_{SW} = 410 kHz$ ,  $T_A = 25 °C$ , unless otherwise noted. (8)


## CISPR25 Class 5 Peak Radiated Emissions

Vertical, 30MHz to 1GHz



## CISPR25 Class 5 Average Radiated Emissions

Vertical, 30MHz to 1GHz




#### Note:

- 7) Inductor part number: XAL6060-472MEC. DCR =  $15m\Omega$ .
- 8) The EMC test results are based on the application circuit with EMI filters (see Figure 14 on page 35).




 $V_{IN}$  = 12V,  $V_{OUT}$  = 3.3V, L = 4.7 $\mu$ H,  $f_{SW}$  = 470kHz, AAM,  $T_A$  = 25°C, unless otherwise noted.



18




 $V_{IN}$  = 12V,  $V_{OUT}$  = 3.3V, L = 4.7 $\mu$ H,  $f_{SW}$  = 470kHz, AAM,  $T_A$  = 25°C, unless otherwise noted.




19


























## **FUNCTIONAL BLOCK DIAGRAMS**




Figure 3: Functional Block Diagram (Adjustable Output)



## **FUNCTIONAL BLOCK DIAGRAMS** (continued)




Figure 4: Functional Block Diagram (Fixed Output)



## **TIMING SEQUENCE**




Figure 5: Timing Sequence



#### **OPERATION**

The MPQ4316 is a synchronous, step-down switching converter with integrated internal high-side and low-side power MOSFETs. The device provides 6A of highly efficient output current with current mode control.

The MPQ4316 features a wide input voltage range, configurable switching frequency, external soft start, and a precise current limit. The device's low operational quiescent current makes it well-suited for battery-powered applications.

#### **PWM Control**

At moderate to high output currents, the MPQ4316 operates with fixed-frequency, peak current control to regulate the output voltage. A PWM cycle is initiated by the internal clock. At the rising edge of the clock, the high-side power MOSFET (HS-FET) turns on. The HS-FET stays on until its current reaches the value set by the internal COMP voltage (V<sub>COMP</sub>). The HS-FET stays on for at least 100ns.

When the HS-FET is off, the low-side MOSFET (LS-FET) immediately turns on, and stays on until the next cycle starts. The LS-FET remains on for at least 80ns before the next cycle starts.

If the current in the HS-FET does not reach the value set by COMP within one PWM period, the HS-FET remains on, which saves a turn-off operation. The HS-FET is forced off if it stays on for about 10µs, even if it does not reach the value set by COMP.

### **Light-Load Operation**

Under light-load conditions, the MPQ4316 can work in two different operation modes based on the MODE pin.

The MPQ4316 works in forced continuous conduction mode (FCCM) when the MODE pin is pulled above 1.8V. In FCCM, the device works with a fixed frequency from no-load to full-load conditions. The advantage of FCCM is its controllable frequency and lower output ripple under light loads.

The MPQ4316 works in advanced asynchronous mode (AAM) when the MODE pin is pulled below 0.4V. AAM optimizes efficiency under light-load and no-load conditions.

When AAM is enabled, the MPQ4316 enters asynchronous operation while the inductor current approaches 0A under light loads (see Figure 6). If the load is further decreased or there is no load, the internal COMP voltage (V<sub>COMP</sub>) drops to the set value, and MPQ4316 enters AAM.




Figure 6: AAM and FCCM

In AAM, the internal clock resets when  $V_{\text{COMP}}$  crosses the set value. The crossover time is used as a benchmark for the next clock. When the load increases and  $V_{\text{COMP}}$  exceeds the set value, the device operates in discontinuous conduction mode (DCM) or CCM, which have a constant switching frequency.

#### **Error Amplifier (EA)**

The error amplifier (EA) compares the FB pin voltage ( $V_{FB}$ ) to the internal reference voltage (0.815V), and outputs a current that is proportional to the difference between the voltages. This output current charges the compensation network to form  $V_{COMP}$ , which controls the power MOSFET current.

During normal operation, the minimum  $V_{\text{COMP}}$  is clamped to 0.9V, and its maximum is clamped to 2.0V. COMP is internally pulled down to GND when the device shuts down.

#### Internal Regulator (VCC)

The internal 4.9V regulator (VCC) powers most of the internal circuitry. This regulator uses VIN as the input and operates in the full  $V_{\text{IN}}$  range. When  $V_{\text{IN}}$  exceeds 4.9V, VCC is in full regulation. When  $V_{\text{IN}}$  is below 4.9V, the VCC output degrades.

#### **Bootstrap Charging**

The bootstrap capacitor is charged and regulated to about 5V by the dedicated internal bootstrap regulator. When the voltage between



the BST and SW nodes drops below its regulated value, a P-channel MOSFET pass transistor connected from VCC to BST turns on to charge the bootstrap capacitor. The external circuit should provide enough voltage headroom to facilitate the charging. When the HS-FET is on, BST exceeds VCC, which means that the bootstrap capacitor cannot be charged.

Under higher duty cycles, there is less time for the bootstrap capacitor to charge, so the bootstrap capacitor may not be charged sufficiently. If the external circuit has an insufficient voltage (or not enough time) to charge the bootstrap capacitor, use additional external circuitry to ensure that the bootstrap voltage stays in the normal operation region.

#### **Low-Dropout Operation and Refreshing BST**

To improve dropout, the MPQ4316 is designed to operate at close to 100% duty cycle when the difference between the voltages on the BST and SW pins exceeds 2.5V. When the voltage from BST to SW drops below 2.5V, the high side MOSFET turns off using an under-voltage lockout (UVLO) circuit. This allows the LS-FET to conduct and refresh the charge on the BST capacitor. In DCM or pulse-skip mode (PSM), the LS-FET is forced on to refresh the BST voltage.

Since the supply current sourced from the BST capacitor is low, the HS-FET can remain on for more switching cycles than are required to refresh the capacitor. As a result, the effective duty cycle of the switching regulator is high.

The regulator's effective duty cycle during dropout is mainly influenced by the voltage drops across the power MOSFET, inductor resistance, low-side diode, and PCB resistance.

#### **Enable (EN) Control**

EN is a digital control pin that turns the regulator on and off.

## Enabled by an External Logic (High/Low) Signal

When EN is pulled below its falling threshold voltage (about 0.85V), the chip operates in the lowest shutdown current mode. Force EN above its rising threshold voltage (about 1V) to turn the part on.

## Configurable V<sub>IN</sub> Under-Voltage Lockout (UVLO)

When  $V_{IN}$  is sufficiently high, the chip can be enabled and disabled via the EN pin. With an internal current source, the circuit can generate a configurable  $V_{IN}$  UVLO threshold and hysteresis. Use resistor dividers to set the EN voltage (see Figure 7).




Figure 7: Enable Divider Circuit

#### Configurable Frequency and Foldback

The MPQ4316's oscillating frequency can be configured via an external resistor (R<sub>FREQ</sub>) connected from the FREQ pin to ground, or by a logic level SYNC signal.

To set the switching frequency ( $f_{SW}$ ), select  $R_{FREQ}$  using the  $f_{SW}$  vs.  $R_{FREQ}$  curve on page 15. Note that when  $f_{SW}$  is set high, it may fold back at high input voltages to avoid triggering a minimum on time and forcing the output out of regulation.

The  $f_{SW}$  for car battery applications is between 350kHz and 1000kHz. Table 1 lists the recommended  $R_{FREQ}$  values for common frequencies. Higher frequencies can be used in applications that do not have a critical switching frequency limit, as well as applications with a low and stable input voltage.

Table 1: RFREQ vs. fsw

$R_{FREQ}$ ( $k\Omega$ )	f <sub>SW</sub> (kHz)
86.6	350
80.6	380
75	410
62	470
59	500
54.9	530
49.9	590
45.3	640
41.2	700
37.4	760
34	830
30.9	910
28.7	960
26.1	1000



#### Frequency Spread Spectrum (FSS)

The MPQ4316 uses a 12kHz modulation frequency with a fixed 128-step triangular profile to spread the internal oscillator frequency across a 20% (±10%) window (see Figure 8). The steps are fixed and independent of the set oscillator frequency, which optimizes the frequency spread spectrum (FSS) performance.




Figure 8: Spread Spectrum Scheme

Side bands are created by modulating the switching frequency with the triangle modulation waveform. This reduces the emission power of the fundamental switching frequency, as well as its harmonics, which then reduces peak EMI noise.

#### **Soft Start**

Soft start is implemented to prevent the converter's output voltage from overshooting during start-up.

When soft start begins, an internal current source begins charging the external soft-start capacitor. When the soft-start voltage ( $V_{\text{REF}}$ ),  $V_{\text{SS}}$  is below the internal reference voltage ( $V_{\text{REF}}$ ),  $V_{\text{SS}}$  overrides  $V_{\text{REF}}$ , so the error amplifier uses  $V_{\text{SS}}$  as the reference. When  $V_{\text{SS}}$  exceeds  $V_{\text{REF}}$ , the error amplifier uses  $V_{\text{REF}}$  as the reference.

Css can be calculated with Equation (1):

$$C_{SS}(nF) = \frac{t_{SS}(ms) \times I_{SS}(\mu A)}{V_{DFF}(V)} = 13.5 \times t_{SS}(ms) (1)$$

The SS pin can be used for tracking and sequencing.

### **Pre-Biased Start-Up**

If  $V_{FB}$  exceeds  $V_{SS}$  - 150mV during start-up, this means that the output has a pre-biased voltage. In the scenario, the HS-FET and LS-FET do not turn on until  $V_{SS}$  rises above  $V_{FB}$ .

#### Thermal Shutdown

Thermal shutdown is implemented to protect the chip from thermal runaway. If the silicon die temperature rises above its upper threshold, the device shuts down the power MOSFETs. When the temperature falls below the lower threshold, the chip is re-enabled.

#### **Current Comparator and Current Limit**

The power MOSFET's current is accurately sensed via a current-sense MOSFET. Then this current is fed to the high speed current comparator for current mode control. The current comparator uses this sensed current as one of its inputs.

When the HS-FET turns on, the comparator is blanked until the end of the turn-on transition to mitigate noise. The comparator compares the power switch's current to the value set by the COMP voltage. When the sensed current exceeds the value set by COMP, the comparator outputs low to turn off the HS-FET. The maximum current of the internal power MOSFET is internally limited cycle by cycle.

#### **Hiccup Protection**

If the output is shorted to ground, the output voltage may drop below 70% of its nominal output. If this occurs, the MPQ4316 shuts down momentarily and begins discharging the soft-start capacitor. The device restarts with a full soft start when the soft-start capacitor is fully discharged. This process is repeated until the fault is removed.

#### Start-Up and Shutdown

If both  $V_{\text{IN}}$  and EN exceed their appropriate thresholds, the chip starts. The reference block starts first, generating a stable reference voltage and currents, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitries.

While the internal supply rail is up, an internal timer holds the power MOSFET off for about 50µs to blank the start-up glitches. When the soft-start block is enabled, the SS output stays low to ensure that the remaining circuitries are ready before slowly ramping up.

Three events can shut down the chip: EN going low,  $V_{\text{IN}}$  going low, and thermal shutdown. When shutdown is initiated, the signaling path is first blocked to avoid any fault triggering. Next, the COMP voltage and the internal supply rail

4/30/2021



are pulled down. The floating driver is not subject to this shutdown command, but its charging path is disabled.

#### Power Good (PG) Output

The MPQ4316 includes an open-drain power good (PG) output. If using the PG pin, connect it to a power source using a pull-up resistor. PG goes high if the output voltage is within 95% to 105% of the nominal voltage. PG goes low if the output voltage is above 106.5% or below 93.5% of the nominal voltage.

#### SYNCIN and SYNCO

The switching frequency can be synchronized to the rising edge of the clock signal applied at SYNCIN. The recommended SYNCIN frequency range is between 350kHz and 1000kHz. Ensure that SYNCIN's off time is shorter than the internal oscillator period. Otherwise, the internal clock may turn on the HS-FET before the rising edge of SYNCIN.

There is no limit for the SYNCIN pulse width, but there is always parasitic capacitance on the pad. If the pulse width is too short, a clear rising and falling edge may not be achieved due to the parasitic capacitance. It is recommended to make the pulse longer than 100ns.

When using SYNCIN in AAM, drive SYNCIN below its specified threshold (about 0.4V), or float the SYNCIN pin before starting up the MPQ4316. Then add the external SYNCIN clock. Connect a resistor from SYNCIN to GND to avoid floating SYNCIN when using this function. It recommended to use a  $10k\Omega$  to  $51k\Omega$  resistor.

The SYNCO pin provides a default 180° phaseshifted clock for the internal oscillator. If there is no external SYNCIN clock, SYNCO can provide a 180° phase-shift clock that is compared to the internal clock.



#### APPLICATION INFORMATION

### **Setting the Output Voltage**

The external resistor divider connected to FB sets the output voltage (see Figure 9).




Figure 9: Feedback Network

Calculate R<sub>FB2</sub> with Equation (2):

$$R_{FB2} = \frac{R_{FB1}}{\frac{V_{OUT}}{0.815 \text{V}} - 1}$$
 (2)

Table 2 lists the recommended feedback resistor values for common output voltages.

**Table 2: Resistor Selection for Output Voltages** 

V <sub>OUT</sub> (V)	R <sub>FB1</sub> (kΩ) R <sub>FB2</sub> (kΩ)	
3.3	100 (1%)	32.4 (1%)
5	100 (1%)	19.6 (1%)

#### Selecting the Input Capacitor

The step-down converter has a discontinuous input current, and requires a capacitor to supply AC current to the converter while maintaining the DC input voltage. For the best performance, use low-ESR capacitors. Ceramic capacitors with X5R or X7R dielectrics are highly recommended due to their low ESR and small temperature coefficients.

For most applications, use a  $4.7\mu\text{F}$  to  $10\mu\text{F}$  capacitor. It is strongly recommended to use another lower-value capacitor (e.g.  $0.1\mu\text{F}$ ) with a small package size (0603) to absorb high-frequency switching noise. Place the smaller capacitor as close to VIN and GND as possible.

Since the input capacitor (C<sub>IN</sub>) absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated with Equation (3):

$$I_{CIN} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}$$
 (3)

The worst-case condition occurs at  $V_{IN} = 2V_{OUT}$ , calculated with Equation (4):

$$I_{CIN} = \frac{I_{LOAD}}{2} \tag{4}$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, place a small, high-quality ceramic capacitor (e.g.  $0.1\mu F$ ) as close to the device as possible.

When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent an excessive voltage ripple at the input. The input voltage ripple caused by the capacitance can be estimated with Equation (5):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (5)

#### **Selecting the Output Capacitor**

The output capacitor maintains the DC output voltage. Use ceramic, tantalum, or low-ESR electrolytic capacitors. For the best results, use low-ESR capacitors to keep the output voltage ripple low. The output voltage ripple can be calculated with Equation (6):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}}) \times (R_{ESR} + \frac{1}{8 \times f_{SW} \times C_{OUT}})$$
 (6)

Where L is the inductor value, and  $R_{\text{ESR}}$  is the equivalent series resistance (ESR) value of the output capacitor.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency and causes most of the output voltage ripple. For simplification, the output voltage ripple can be estimated with Equation (7):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{SW}}^2 \times L \times C_{\text{OUT}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \quad (7)$$



For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be calculated with Equation (8):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}}) \times R_{ESR}$$
 (8)

The characteristics of the output capacitor also affect the stability of the regulation system. The MPQ4316 can be optimized for a wide range of capacitance and ESR values.

#### Selecting the Inductor

A 1µH to 10µH inductor with a DC current rating at least 25% higher than the maximum load current is recommended for most applications. For higher efficiency, choose an inductor with a lower DC resistance. A larger-value inductor results in less ripple current and a lower output ripple voltage, but also has a larger physical size, higher series resistance, and lower saturation current. A good rule to determine the inductor value is to allow the inductor ripple current to be approximately 30% of the maximum load current. The inductance can be estimated with Equation (9):

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_{L}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (9)

Where  $\Delta I_L$  is the peak-to-peak inductor ripple current.

Choose the inductor ripple current to be approximately 30% of the maximum load current. The maximum inductor peak current can be calculated with Equation (10):

$$I_{LP} = I_{LOAD} + \frac{V_{OUT}}{2 \times f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (10)

#### V<sub>IN</sub> Under-Voltage Lockout (UVLO) Setting

The MPQ4316 has an internal fixed undervoltage lockout (UVLO) threshold. The rising threshold is 3V, while the falling threshold is about 2.7V. For applications that require a higher UVLO point, place an external resistor divider between VIN and EN to raise the equivalent UVLO threshold (see Figure 10).




Figure 10: Adjustable UVLO Using EN Divider

The UVLO rising and falling thresholds can be calculated with Equation (11) and Equation (12), respectively:

$$INUV_{RISING} = (1 + \frac{R_{UP}}{R_{DOWN}}) \times V_{EN\_RISING}$$
 (11)

$$INUV_{FALLING} = (1 + \frac{R_{UP}}{R_{DOWN}}) \times V_{EN\_FALLING}$$
 (12)

Where  $V_{EN\ RISING}$  is 1V, and  $V_{EN\ FALLING}$  is 0.85V.

## Selecting the External BST Diode and Resistor

An external BST diode can enhance the regulator's efficiency when the duty cycle is high. A power supply between 2.5V and 5V can be used to power the external bootstrap diode. It is recommended to make  $V_{\text{CC}}$  or  $V_{\text{OUT}}$  the power supply in the circuit (see Figure 11).




Figure 11: Optional External Bootstrap Diode to Enhance Efficiency

The recommended external BST diode is IN4148, and the recommended BST capacitor value is between  $0.1\mu F$  and  $1\mu F$ . Connect a resistor (R<sub>BST</sub>) in series with the BST capacitor to reduce the SW rising rate and voltage spikes. This enhances EMI performance and reduces voltage stress at higher input voltages. A higher resistance reduces SW spikes but compromises efficiency. It is recommended for R<sub>BST</sub> to be  $\leq 20\Omega$ .



### **Selecting the VCC Capacitor**

The VCC capacitor should have a capacitance that is 10 times larger than the boost capacitor's capacitance. It is not recommended for the VCC capacitor to exceed 68µF.


#### PCB Layout Guidelines (9)

Efficient PCB layout, especially for the input capacitor placement, is critical for stable operation. A four-layer layout is strongly recommended to improve thermal performance. For the best results, refer to Figure 12 and follow the guidelines below:


- 1. Place symmetric input capacitors as close to VIN and GND as possible.
- Connect a large copper plane directly to PGND.
- 3. Add vias near PGND if the bottom layer is a ground plane.
- 4. Ensure that the high-current paths at GND and VIN have short, direct, and wide traces.
- Place the ceramic input capacitor, especially the small package size (0603) input bypass capacitor, as close to VIN and PGND as possible to minimize high-frequency noise.
- Keep the connection between the input capacitor and VIN as short and wide as possible.
- Place the VCC capacitor as close to VCC and GND as possible.
- 8. Route SW and BST away from sensitive analog areas, such as FB.
- Place the feedback resistors close to the chip to ensure that the trace connecting to FB is as short as possible.
- 10. Use multiple vias to connect the power planes to the internal layers.

#### Note:


9) The recommended PCB layout is based on Figure 13.




**Top Layer** 



Inner Layer 1



**Inner Layer 2** 



Bottom Layer
Figure 12: Recommended PCB Layout



### TYPICAL APPLICATION CIRUITS




Figure 13:  $V_{OUT} = 3.3V$ ,  $f_{SW} = 470kHz$ 




Figure 14: Vout = 5V, fsw = 410kHz with EMI Filters



## TYPICAL APPLICATION CIRCUITS (continued)






Figure 15: fsw = 470kHz, Fixed Output



### **PACKAGE INFORMATION**


## QFN-20 (4mmx4mm) Wettable Flank






**TOP VIEW** 





#### **SIDE VIEW**

**SECTION A-A** 




#### RECOMMENDED LAND PATTERN

#### **NOTE:**

- 1) THE LEAD SIDE IS WETTABLE.
- 2) ALL DIMENSIONS ARE IN MILLIMETERS.
- 3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.



## **CARRIER INFORMATION**



Part Number	Package Description	Quantity/ Reel	Quantity/ Tube (10)	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch	
MPQ4316GRE-AEC1-Z	OFN 00						
MPQ4316GRE-33-AEC1-Z	QFN-20	(4mmx4mm)	5000	N/A	13in	12mm	8mm
MPQ4316GRE-5-AEC1-Z	(411111)						

#### Note:

<sup>10)</sup> N/A means "not available." For 500 pieces tape and reel prototype quantities, see the factory. (The order code for 500 pieces partial reel is "-P", while the tape and reel dimensions are the same as the full reel.)



### **REVISION HISTORY**

Revision #	Revision Date	e Description Page	
1.0	4/30/2021	Initial Release	-

**Notice:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

## 单击下面可查看定价,库存,交付和生命周期等信息

## >>MPS(芯源系统)