

**Genesys Logic, Inc.** 

# **GL850G**

## **USB 2.0 Hub Controller**

Datasheet

Revision 1.28 Dec. 21, 2016



## Copyright

Copyright © 2016 Genesys Logic, Inc. All rights reserved. No part of the materials shall be reproduced in any form or by any means without prior written consent of Genesys Logic, Inc.

## **Ownership and Title**

Genesys Logic, Inc. owns and retains of its right, title and interest in and to all materials provided herein. Genesys Logic, Inc. reserves all rights, including, but not limited to, all patent rights, trademarks, copyrights and any other propriety rights. No license is granted hereunder.

## Disclaimer

All Materials are provided "as is". Genesys Logic, Inc. makes no warranties, express, implied or otherwise, regarding their accuracy, merchantability, fitness for any particular purpose, and non-infringement of intellectual property. In no event shall Genesys Logic, Inc. be liable for any damages, including, without limitation, any direct, indirect, consequential, or incidental damages. The materials may contain errors or omissions. Genesys Logic, Inc. may make changes to the materials or to the products described herein at anytime without notice.

Genesys Logic, Inc. 12F., No. 205, Sec. 3, Beixin Rd., Xindian Dist. 231, New Taipei City, Taiwan Tel : (886-2) 8913-1888 Fax : (886-2) 6629-6168 http://www.genesyslogic.com



## **Revision History**

Revision	Date	Description						
1.00	05/10/2006	First formal release						
1.01	08/30/2006	Update DC supply current, table6.6, P.23						
1.02	11/03/2006	odify 93C46 configuration, table 5.1, P.19						
1.03	01/17/2007	Modify table 6.1-maximum ratings, P.21						
1.04	08/08/2007	Modify table 6.6-DC Supply Current, P.23						
1.05	03/10/2008	Add SSOP 28 package assignment ,Ch3, P.11~14 Add –low/high-enabled power switches, Ch5.2.7, P.23 Add built-in 5V to 3.3V power regulator, Ch5.2.5, P.21 Modify power on reset description, Ch5.2.1, P.18 Add description of port configuration, Ch5.2.8 and Ch5.2.9, P.23						
1.06	01/07/2008	Add QFN 28pin: • pinout, p.12 • pin List, p.13 • pin descriptions, p.14 ~15 • package dimension, p.30 • ordering information, p.32						
1.07	02/19/2009	Modify SSOP 28 pin, QFN 28 pinout, pin list, pin description, p.11~15						
1.08	03/18/2009	Modify electrical characteristics, Ch6, p.26~27						
1.09	04//15/2009	Modify table 6.6-DC supply current, p.27						
1.10	04/27/2009	Modify part number of QFN 28, table8.1- ordering information, p.31						
1.11	04/29/2009	Modify pin name SEL48/SEL27 pinout / pin list/ description, p.10, p.13, p.15 Modify $F_{osc}$ 12 MHz $\pm$ 0.05% to 12 MHz $\pm$ 50ppm, maximum ratings, table-6.1, p.26						
1.12	06/12/2009	Modify $F_{osc}$ 12 MHz ± 50ppm to 12 MHz ± 0.05%, maximum ratings, table 6.1, p.26 Modify power on reset diagram, figure 5.3, p.21						
1.13	08/12/2009	Modify Ch6.4 power consumption, table 6.6 – DC supply current, p.28						
1.14	09/02/2009	Update table 3.4 – pin description, p.16 Update table 6.2 – operating ranges, p.29 Update table 6.3 – power dissipation, p.29 Update Ch8 order information, p.35						
1.15	09/22/2009	Update Ch2 features, p.9 Add note to table 3.2, p.14 Add note to table 3.4, p.15 Add note to table 5.2, p.27 Update table 6.3 – power dissipation, p.30						
1.16	03/15/2010	Modify description of reference clock configuration, Ch5.2.10, p.28 Modify Ch7 Package Dimension, p.32-33 Modify Ch8 Ordering Information, p.35						
1.17	10/05/2010	Modify table 6.2 – operating ranges, p.29						
1.18	10/25/2010	Modify Figure 7.3, p.34						



1.19	12/24/2010	Modify Ch2 features, p.9 Modify 5.2.5 EEPROM Setting, p.25 Add 6.5 AC Characteristics, p.31~32 Add 6.6 On-Chip Power Regulator, p.33
1.20	03/02/2011	Update table 6.2 – operating ranges, p.28 Update table 6.3 – DC characteristics except USB signals, p.29
1.21	04/26/2011	Modify 5.2.1 RESET Setting, p.23~24.
1.22	05/11/2011	Modify SSOP28 package dimension information, p.36
1.23	07/15/2011	Update Table 3.1, 3.2, 3.3, 3.4 RREF I/O type, p.15, 16
1.24	12/21/2011	Updated Table 6.2 Operating Ranges, p.28
1.25	05/23/2012	Updated CH8 Ordering Information, p.37
1.26	04/26/2013	Updated CH6.4 Power Consumption, p.31
1.27	12/24/2013	Updated CH2 Features, p.10
1.28	12/21/2016	Modify 3.3 Pin Descriptions



## **Table of Contents**

CHAPTER 1	GENERAL DESCRIPTION9
CHAPTER 2	FEATURES 10
CHAPTER 3	PIN ASSIGNMENT12
3.1 Pinouts.	
3.2 Pin List.	
	priptions
	BLOCK DIAGRAM
CHAPTER 5	FUNCTION DESCRIPTION
5.1 General	Description
5.1.1 USF	PORT Transceiver
5.1.2 PLI	L (Phase Lock Loop)
5.1.3 FR	<b>FIMER</b>
5.1.4 μC.	
	MI (USB 2.0 Transceiver Microcell Interface)
	PORT Logic
5.1.7 SIE	(Serial Interface Engine)
5.1.8 Con	trol/Status Register
5.1.9 REI	PEATER
5.1.10 TT	C (Transaction Translator)
5.1.11 RF	EPEATER/TT Routing Logic
5.1.12 DS	SPORT Logic
5.1.13 DS	SPORT Transceiver
5.2 Configu	ration and I/O Settings24
5.2.1 RES	SET Setting
<b>5.2.2 PG</b> A	ANG/SUSPND Setting
5.2.3 SEI	LF/BUS Power Setting
5.2.4 LEI	D Connections
5.2.5 EEI	PROM Setting
5.2.6 Pow	ver Switch Enable Polarity (Only Available in LQFP48 Package)28
5.2.7 Por	t Number Configuration (Only Available in LQFP48 Package)28
5.2.8 Non	-removable Port Configuration (Only Available in LQFP48 Package) 29
5.2.9 Refe	erence Clock Configuration (Only Available in LQFP48 Package)
CHAPTER 6	ELECTRICAL CHARACTERISTICS



6.1 Maximum Ratings	
6.2 Operating Ranges	
6.3 DC Characteristics	
6.4 Power Consumption	
6.5 AC Characteristics	
6.5.1 93C46 EEPROM IF	
6.5.2 24C02 EEPROM Interface	
6.6 On-Chip Power Regulator	
CHAPTER 7 PACKAGE DIMENSION	
CHAPTER 8 ORDERING INFORMATION	



## **List of Figures**

Figure 3.1 - GL850G LQFP 48 Pin Pinout Diagram	12
Figure 3.2 - GL850G SSOP 28 Pin Pinout Diagram	13
Figure 3.3 - GL850G QFN 28 Pin Pinout Diagram	14
Figure 4.1 - GL850G Block Diagram (Single TT)	19
Figure 5.1 - Operating in USB 1.1 Scheme	
Figure 5.2 - Operating in USB 2.0 Scheme	23
Figure 5.3 - Power on Reset Diagram	24
Figure 5.4 - Power on Sequence of GL850G	24
Figure 5.5 - Timing of PGANG/SUSPEND Strapping	25
Figure 5.6 - Individual/GANG Mode Setting	
Figure 5.7 - SELF/BUS Power Setting	27
Figure 5.8 - LED Connection	27
Figure 5.9 - Schematics between GL850G and 93C46	
Figure 6.1 - Vin(V5) vs Vout(V33)*	
Figure 7.1 - GL850G 48 Pin LQFP Package	
Figure 7.2 - GL850G 28 Pin SSOP Package	
Figure 7.3 - GL850G 28 Pin QFN Package	



## List of Tables

Table 3.1 - GL850G LQFP 48 Pin List	
Table 3.2 - GL850G SSOP 28 Pin List	
Table 3.3 - GL850G QFN 28 Pin List	
Table 3.4 - Pin Descriptions	
Table 5.1 - Reset Timing	
Table 5.2 - Configuration by Power Switch Type	
Table 5.3 - Port Number Configuration	
Table 5.4 - Ref. Clock Configuration	
Table 6.1 - Maximum Ratings	
Table 6.2 - Operating Ranges	
Table 6.3 - DC Characteristics except USB Signals	
Table 6.4 - DC Characteristics of USB Signals under FS/LS Mode	
Table 6.5 - DC Characteristics of USB Signals under HS Mode	
Table 6.6 - DC Supply Current	
Table 6.7 - AC Characteristics of EEPROM Interface (93C46)	
Table 6.8 - AC Characteristics of EEPROM Interface (24C02)	
Table 8.1 - Ordering Information	



## CHAPTER 1 GENERAL DESCRIPTION

GL850G is Genesys Logic's advanced version hub solutions which fully comply with Universal Serial Bus Specification Revision 2.0. GL850G inherits Genesys Logic's cutting edge technology on cost and power efficient serial interface design. GL850G has proven compatibility, lower power consumption figure and better cost structure above all USB2.0 hub solutions worldwide.

GL850G provides multiple advantages to simplify board level design that help achieve lowest BOM (Bill of Material) for system integrator. GL850G integrated both 5V to 3.3V and 3.3V to 1.8V voltage drop regulator into single chip, therefore no external LDO required. Also, GL850G's power enable pin supports both high-enable and low-enable power switch that provides better flexibility on component selection.

GL850G embeds an 8-bit RISC processor to manipulate the control/status registers and respond to the requests from USB host. Firmware of GL850G will control its general purpose I/O (GPIO) to access the external EEPROM and then respond to the host the customized PID and VID configured in the external EEPROM. Default settings in the internal mask ROM is responded to the host without having external EEPROM. GL850G is designed for customers with much flexibility. The more complicated settings such as PID, VID, and number of downstream ports settings are easily achieved by programming the external EEPROM (Ref. to Chapter 5).

Each downstream port of GL850G supports two-color (green/amber) status LEDs to indicate normal/abnormal status. GL850G also support both Individual and Gang modes (4 ports as a group) for power management. The GL850G is a full function solution which supports both Individual/Gang power management modes and the two-color (green/amber) status LEDs. Please refer the table in the end of this chapter for more detail. Number of downstream ports setting can be configured by IO setting in absence of EEPROM. (Ref. to Chapter 5)

To fully meet the cost/performance requirement, GL850G is a single TT hub solution for the cost requirement. Genesys Logic also provides GL852G for multiple TT hub solution to target on systems which require higher performance for full/low-speed devices, like docking station, embedded system ... etc.. Please refer to GL852G datasheet for more detailed information.

\*TT (transaction translator) is the main traffic control engine in an USB 2.0 hub to handle the unbalanced traffic speed between the upstream port and the downstream ports.



## CHAPTER 2 FEATURES

- Compliant to USB Specification Revision 2.0
  - Support 4/3/2 downstream ports by I/O pin configuration
  - Upstream port supports both high-speed (HS) and full-speed (FS) traffic
  - Downstream ports support HS, FS, and low-speed (LS) traffic
  - 1 control pipe (endpoint 0, 64-byte data payload) and 1 interrupt pipe (endpoint 1, 1-byte data payload)
  - Backward compatible to USB specification Revision 1.1
  - On-chip 8-bit micro-processor
  - RISC-like architecture
  - USB optimized instruction set
  - Performance: 6 MIPS @ 12MHz
  - With 64-byte RAM and 2K mask ROM
  - Support customized PID, VID by reading external EEPROM
  - Support downstream port configuration by reading external EEPROM
- Single Transaction Translator (STT)
  - Single TT shares the same TT control logics for all downstream port devices. This is the most cost effective solution for TT. Multiple TT provides individual TT control logics for each downstream port. This is a performance better choice for USB 2.0 hub. Please refer to GL852G datasheet for more detailed information.
- Integrate USB 2.0 transceiver
- Built-in upstream  $1.5K\Omega$  pull-up and downstream  $15K\Omega$  pull-down
- Embed serial resister for USB signals
- Conform to bus power requirements
- Automatic switching between self-powered and bus-powered modes
- Support compound-device (non-removable in downstream ports) by I/O pin configuration
- Configurable non-removable device support
- Built-in PLL supports external 12 MHz crystal / Oscillator clock input
- Built-in 5V to 3.3V regulator
- Low power consumption
- Improve output drivers with slew-rate control for EMI reduction
- Internal power-fail detection for ESD recovery
- ESD protection up to 4KV of HBM by MIL-STD-883H standard on all USB pins.
- Each downstream port supports two-color status indicator, with automatic and manual modes compliant to USB specification Revision 2.0 (Not available for SSOP 28 package)
- Support both individual and gang modes of power management and over-current detection for downstream ports (Individual mode is not supported by SSOP 28 package)
- Power enable pin supports both low/high-enabled power switches. (Power switch is not supported by GL850G-22 SSOP28 package)
- Optional 27/48 MHz Oscillator clock input (Not available for QFN28 / SSOP28 package)
- Number of Downstream port can be configured by GPIO without external EEPROM
- Available package type: 48 pin LQFP, 28 pin QFN and 28 pin SSOP (Full Function only available in 48 pin)
- Applications:
  - Stand-alone USB hub
  - PC motherboard USB hub, Docking of notebook
  - Gaming console



- LCD monitor hub
- Any compound device to support USB hub function



## CHAPTER 3 PIN ASSIGNMENT

#### **3.1 Pinouts**




Figure 3.1 - GL850G LQFP 48 Pin Pinout Diagram






Figure 3.2 - GL850G SSOP 28 Pin Pinout Diagram








Figure 3.3 - GL850G QFN 28 Pin Pinout Diagram



#### 3.2 Pin List

Pin#	Pin Name	Туре									
1	AVDD	Р	13	AGND	Р	25	SEL48	Ι	37	PSELF	I_5V
2	AGND	Р	14	X1	Ι	26	RESET#	I_5V	38	DVDD	Р
3	DM0	В	15	X2	0	27	TEST	Ι	39	PGANG	В
4	DP0	В	16	AVDD	Р	28	OVCUR4#	I_5V	40	OVCUR2#	I_5V
5	DM1	В	17	DM3	В	29	PWREN4#	0	41	PWREN2#	0
6	DP1	В	18	DP3	В	30	OVCUR3#	I_5V	42	OVCUR1#	I_5V
7	AVDD	Р	19	AVDD	Р	31	PWREN3#	0	43	PWREN1#	0
8	AGND	Р	20	AGND	Р	32	PGREEN3	0	44	SEL27	Ι
9	DM2	В	21	DM4	В	33	PAMBER3	0	45	PGREEN1	0
10	DP2	В	22	DP4	В	34	DVDD	Р	46	PAMBER1	0
11	RREF	А	23	PGREEN4	0	35	PGREEN2	0	47	V5	Р
12	AVDD	Р	24	PAMBER4	0	36	PAMBER2	0	48	V33	Р

#### Table 3.1 - GL850G LQFP 48 Pin List

Table 3.2 - GL850G SSOP 28 Pin List

Pin#	Pin Name	Туре									
1	AVDD	Р	8	DM3	В	15	GND	Р	22	PWREN1#	0
2	DM2	В	9	DP3	В	16	DVDD	Р	23	V5	Р
3	DP2	В	10	AVDD	Р	17	PSELF	I_5V	24	V33	Р
4	RREF	Α	11	DM4	В	18	PGANG	В	25	DM0	В
5	AVDD	Р	12	DP4	В	19	OVCUR2#	I_5V	26	DP0	В
6	X1	Ι	13	RESET#	I_5V	20	PWREN2#*	0	27	DM1	В
7	X2	0	14	TEST/SCL	I/B	21	OVCUR1#*	I_5V	28	DP1	В

\* Power switch is not supported in GL850G-22 version.

Table 3.3 - GL850G QFN 28 Pin List

Pin#	Pin Name	Туре									
1	DM0	В	8	RREF	Α	15	DM4	В	22	PSELF	I_5V
2	DP0	В	9	AVDD	Р	16	DP4	В	23	PGANG	В
3	DM1	В	10	X1	Ι	17	RESET#	I_5V	24	OVCUR2#	I_5V
4	DP1	В	11	X2	0	18	TEST/SCL	I/B	25	OVCUR1#	I_5V
5	AVDD	Р	12	DM3	В	19	OVCUR4#	I_5V	26	SDA	В
6	DM2	В	13	DP3	В	20	OVCUR3#	I_5V	27	V5	Р
7	DP2	В	14	AVDD	Р	21	DVDD	Р	28	V33	Р

© 2016 Genesys Logic, Inc. - All rights reserved.



#### **3.3 Pin Descriptions**

	USB Interface											
	GL850G											
Pin Name	LQFP	SSOP	QFN	I/O	Description							
	48 Pin	28 Pin	28 Pin	Туре								
DM0,DP0	3,4	25,26	1,2	В	USB signals for USPORT							
DM1,DP1	5,6	27,28	3,4	В	USB signals for DSPORT1							
DM2,DP2	9,10	2,3	6,7	В	USB signals for DSPORT2							
DM3,DP3	17,18	8,9	12,13	В	USB signals for DSPORT3							
DM4,DP4	21,22	11,12	15,16	В	USB signals for DSPORT4							
RREF	11	4	8	А	A 680 $\Omega$ resister must be connected between RREF and analog ground (AGND)							

#### Table 3.4 - Pin Descriptions

Note: USB signals must be carefully handled in PCB routing. For detailed information, please refer to USB 2.0 Hub Design Guide.

			]	Hub Inte	rface
		GL850G		I/O	
Pin Name	LQFP	SSOP	QFN		Description
	48 Pin	28 Pin	28 Pin	Туре	
OVCUR1~4#	42,40, 30,28	21,19	25,24, 20,19	I_5V	Active low. Over current indicator for DSPORT1~4. *Over current flag On when OVCUR= low over 3ms. OVCUR1# is the only over current flag for GANG mode
PWREN1~4#	43,41, 31,29	22,20		0	Active low. Power enable output for DSPORT1~4 PWREN1# is the only power-enable output for GANG mode * Power switch is not supported in GL850G-22 version.
PGREEN1~4	45,35, 32,23			1,3,4:O 2:B (pd)	Green LED indicator for DSPORT1~4 *GREEN[1~2] are also used to access the external EEPROM For detailed information, please refer to Chapter 5
PAMBER1~4	46,36, 33,24			O (pd)	Amber LED indicator for DSPORT1~4 *Amber[1~2] are also used to access the external EEPROM For detailed information, please refer to Chapter 5
PSELF	37	17	22	I_5V	0: GL850G is bus-powered 1: GL850G is self-powered



PGANG	39	18	23	В	This pin is default put in input mode after power-on reset. Individual/gang mode is strapped during this period. After the strapping period, this pin will be set to output mode, and then output high for normal mode. When GL850G is suspended, this pin will output low. *For detailed explanation, please see Chapter 5 Gang input: 1, output: 0@normal, 1@suspend Individual input:0, output: 1@normal, 0@suspend
-------	----	----	----	---	---

Clock and Reset Interface						
	GL850G			τı		
Pin Name		Description				
	48 Pin	28 Pin	28 Pin	Туре		
X1	14	6	10	Ι	12MHz crystal clock input, or 12/27/48MHz clock input	
X2	15	7	11	0	12MHz crystal clock output	
RESET#	26	13	17	I_5V	Active low. External reset input, default pull high $10K\Omega$ When RESET# = low, whole chip is reset to the initial state	
SEL48/SEL27	25,44			Ι	SEL48/SEL27: 0 1: 48MHz OSC-in 1 0: 27MHz OSC-in 1 1: 12MHz X'tal/OSC-in	

	System Interface						
	GL850G			1/0			
Pin Name	LQFP SSOP		QFN	I/O	Description		
	48 Pin	28 Pin	28 Pin	Туре			
TEST/SCL	27	14	18	I (pd) B	<ul><li>TEST: 0: Normal operation. (Internal pull down)</li><li>1: Chip will be put in test mode.</li><li>I2C:clock output pin (SSOP 28pin/QFN 28pin only)</li></ul>		
SDA			26	В	I2C: data pin		

Power / Ground							
		GL850G		L/O	Description		
Pin Name	LQFP	SSOP	QFN	I/O			
	48 Pin	28 Pin	28 Pin	Туре			
AVDD	1,7,12,	1510	5,9,14	5014 D	п	2.2 V analog notion input for analog signific	
AVDD	16,19	1,5,10		Р	3.3V analog power input for analog circuits		



AGND	2,8,13, 20			Р	Analog ground input for analog circuits
DVDD	34,38	16	21	Р	3.3V digital power input for digital circuits
GND		15			Ground
V5	47	23	27	Р	5V Power input. It need be NC if using external regulator
V33	48	24	28	Р	5V-to-3.3V regulator Vout (LQFP48) 5V-to-3.3V regulator Vout & 3.3 input (SSOP28/QFN28) It can be NC or connect to 3.3V power if using external regulator (LQFP48 only)

Note: Analog circuits are quite sensitive to power and ground noise. PCB layout must take care the power routing and the ground plane. For detailed information, please refer to **USB 2.0 Hub Design Guide**.

#### Notation:

Туре	0	Output
	Ι	Input
	I_5V	5V tolerant input
	В	Bi-directional
	B/I	Bi-directional, default input
	B/O	Bi-directional, default output
	Р	Power / Ground
	Α	Analog
	SO	Automatic output low when suspend
	pu	Internal pull up
	pd	Internal pull down
	odpu	Open drain with internal pull up



## CHAPTER 4 BLOCK DIAGRAM




Figure 4.1 - GL850G Block Diagram (Single TT)



## CHAPTER 5 FUNCTION DESCRIPTION

#### **5.1 General Description**

#### 5.1.1 USPORT Transceiver

USPORT (upstream port) transceiver is the analog circuit that supports both full-speed and high-speed electrical characteristics defined in chapter 7 of *USB specification Revision 2.0*. USPORT transceiver will operate in full-speed electrical signaling when GL850G is plugged into a 1.1 host/hub. USPORT transceiver will operate in high-speed electrical signaling when GL850G is plugged into a 2.0 host/hub.

#### 5.1.2 PLL (Phase Lock Loop)

GL850G contains a 40x PLL. PLL generates the clock sources for the whole chip. The generated clocks are proven quite accurate that help in generating high speed signal without jitter.

#### **5.1.3 FRTIMER**

This module implements hub (micro) frame timer. The (micro) frame timer is derived from the hub's local clock and is synchronized to the host (micro) frame period by the host generated Start of (micro) frame (SOF). FRTIMER keeps tracking the host's SOF such that GL850G is always safely synchronized to the host. The functionality of FRTIMER is described in section 11.2 of *USB Specification Revision 2.0*.

#### 5.1.4 µC

 $\mu$ C is the micro-processor unit of GL850G. It is an 8-bit RISC processor with 2K ROM and 64 bytes RAM. It operates at 6MIPS of 12Mhz clock to decode the USB command issued from host and then prepares the data to respond to the host. In addition,  $\mu$ C can handle GPIO (general purpose I/O) settings and reading content of EEPROM to support high flexibility for customers of different configurations of hub. These configurations include self/bus power mode setting, individual/gang mode setting, downstream port number setting, device removable/non-removable setting, and PID/VID setting.

#### 5.1.5 UTMI (USB 2.0 Transceiver Microcell Interface)

UTMI handles the low level USB protocol and signaling. It's designed based on the Intel's UTMI specification 1.01. The major functions of UTMI logic are to handle the data and clock recovery, NRZI encoding/decoding, Bit stuffing /de-stuffing, supporting USB 2.0 test modes, and serial/parallel conversion.

#### 5.1.6 USPORT Logic

USPORT implements the upstream port logic defined in section 11.6 of *USB specification Revision 2.0*. It mainly manipulates traffics in the upstream direction. The main functions include the state machines of Receiver and Transmitter, interfaces between UTMI and SIE, and traffic control to/from the REPEATER and TT.

#### **5.1.7 SIE (Serial Interface Engine)**

SIE handles the USB protocol defined in chapter 8 of *USB specification Revision 2.0*. It co-works with Mc to play the role of the hub kernel. The main functions of SIE include the state machine of USB protocol flow, CRC check, PID error check, and timeout check. Unlike USB 1.1, bit stuffing/de-stuffing is implemented in UTMI, not in SIE.



#### 5.1.8 Control/Status Register

Control/Status register is the interface register between hardware and firmware. This register contains the information necessary to control endpoint0 and endpoint1 pipelines. Through the firmware based architecture, GL850G possesses higher flexibility to control the USB protocol easily and correctly.

#### **5.1.9 REPEATER**

Repeater logic implements the control logic defined in section 11.4 and section 11.7 of *USB specification Revision 2.0.* REPEATER controls the traffic flow when upstream port and downstream port are signaling in the same speed. In addition, REPEATER will generate internal resume signal whenever a wakeup event is issued under the situation that hub is globally suspended.

#### 5.1.10 TT (Transaction Translator)

TT implements the control logic defined in section  $11.14 \sim 11.22$  of USB specification Revision 2.0. TT basically handles the unbalanced traffic speed between the USPORT (operating in HS) and DSPORTS (operating in FS/LS) of hub. GL850G adopts the single TT architecture to provide the most cost effective solution. Single TT shares the same buffer control module for each downstream port. GL852G adopts multiple TT architecture to provide the most performance effective solution. Multiple TT provides control logics for each downstream port respectively. Please refer to GL852G datasheet for more detailed information.

#### 5.1.11 REPEATER/TT Routing Logic

REPEATER and TT are the major traffic control machines in the USB 2.0 hub. Under situation that USPORT and DSPORT are signaling in the same speed, REPEATER/TT routing logic switches the traffic channel to the REPEATER. Under situation that USPORT is in the high speed signaling and DSPORT is in the full/low speed signaling, REPEATER/TT routing logic switches the traffic channel to the TT.

#### 5.1.11.1 Connected to USB 1.1 Host/Hub

If an USB 2.0 hub is connected to the downstream port of an USB 1.1 host/hub, it will operate in USB 1.1 mode. For an USB 1.1 hub, both upstream direction traffic and downstream direction traffic are passing through REPEATER. That is, the REPEATER/TT routing logic will route the traffic channel to the REPEATER.




Figure 5.1 - Operating in USB 1.1 Scheme

#### 5.1.11.2 Connected to USB 2.0 Host/Hub

If an USB 2.0 hub is connected to an USB 2.0 host/hub, it will operate in USB 2.0 mode. The upstream port signaling is in high speed with bandwidth of 480 Mbps under this environment. The traffic channel will then be routed to the REPEATER when the device connected to the downstream port is signaling also in high speed. On the other hand, the traffic channel will then be routed to TT when the device connected to the downstream port is signaling in full/low speed.




Figure 5.2 - Operating in USB 2.0 Scheme

#### 5.1.12 DSPORT Logic

DSPORT (downstream port) logic implements the control logic defined in section 11.5 of USB specification Revision 2.0. It mainly manipulates the state machine, the connection/disconnection detection, over current detection and power enable control, and the status LED control of the downstream port. Besides, it also output the control signals to the DSPORT transceiver.

#### **5.1.13 DSPORT Transceiver**


DSPORT transceiver is the analog circuit that supports high-speed, full-speed, and low-speed electrical characteristics defined in chapter 7 of USB specification Revision 2.0. In addition, each DSPORT transceiver accurately controls its own squelch level to detect the detachment and attachment of devices.




#### 5.2 Configuration and I/O Settings


#### 5.2.1 RESET Setting

GL850G's power on reset can either be triggered by external reset or internal power good reset circuit. The external reset pin, RESETJ, is connected to upstream port Vbus (5V) to sense the USB plug / unplug or 5V voltage drop. The reset trigger voltage can be set by adjusting the value of resistor R1 and R2 (Suggested value refers to schematics) GL850G's internal reset is designed to monitor silicon's internal core power (3.3V) and initiate reset when unstable power event occurs. The power on sequence will start after the power good voltage has been met, and the reset will be released after approximately 2.7 uS after power good.



GL850G internally contains a power on reset circuit as depicted in the picture above







Symbol	Parameter	Min.	Max.	Unit
	VDD power up to internal reset (power good) assert (12MHz) -		2.7	
$T_{PG}$	VDD power up to internal reset (power good) assert (24MHz)		1.3	
	VDD power up to internal reset (power good) assert (27MHz)	-	1.2	μs
	VDD power up to internal reset (power good) assert (48MHz)	-	0.7	
T1	VDD power up to external reset (RESETJ) assert	3	-	μs
T2	RESET assert to respond USB command ready	70	-	ms

#### Table 5.1 - Reset Timing

To fully control the reset process of GL850G, we suggest the reset time applied in the external reset circuit should longer than that of the internal reset circuit.

#### 5.2.2 PGANG/SUSPND Setting

To save pin count, GL850G uses the same pin to decide individual/gang mode as well as to output the suspend flag. The individual/gang mode is decided within 20us after power on reset. Then, about 50ms later, this pin is changed to output mode. GL850G outputs the suspend flag once it is globally suspended. For individual mode, a pull low resister greater than 100K $\Omega$  should be placed. For gang mode, a pull high resister greater than 100K $\Omega$  should be placed. For gang mode, a pull high resister greater than 100K $\Omega$  should be placed. In figure 5.5, we also depict the suspend LED indicator schematics. It should be noticed that the polarity of LED must be followed, otherwise the suspend current will be over spec limitation (2.5mA).




Figure 5.5 - Timing of PGANG/SUSPEND Strapping




Figure 5.6 - Individual/GANG Mode Setting



#### **5.2.3 SELF/BUS Power Setting**

GL850G can operate under bus power and conform to the power consumption limitation completely (suspend current < 2.5 mA, normal operation current < 100 mA). By setting PSELF, GL850G can be configured as a bus-power or a self-power hub.




Figure 5.7 - SELF/BUS Power Setting

#### **5.2.4 LED Connections**

GL850G controls the LED lighting according to the flow defined in section 11.5.3 of *Universal Serial Bus Specification Revision2.0.* Both manual mode and Automatic mode are supported in GL850G. When GL850G is globally suspended, GL850G will turn off the LED to save power.





Figure 5.8 - LED Connection

#### **5.2.5 EEPROM Setting**

GL850G replies to host commands by the default settings in the internal ROM. GL850G also offers the ability to reply to the host according to the settings in the external EEPROM (LQFP48 supports 93C46 and QFN28/SSOP28 only supports 24C02). The detail setting information please refers to the **USB 2.0 Hub AP Note\_EEPROM Info** document.





The schematics between GL850G and 93C46 are depicted in the following figures:

Figure 5.9 - Schematics between GL850G and 93C46

GL850G firstly verifies the check sum after power on reset. If the check sum is correct, GL850G will take the configuration of 93C46 as part of the descriptor contents. To prevent the content of 93C46 from being over-written, amber LED will be disabled when 93C46 exists.

#### 5.2.6 Power Switch Enable Polarity (Only Available in LQFP48 Package)

Both low/high-enabled power switches are supported. It is determined by jumper setting, based on the state of pin AMBER2, as the following table:

AMBER2	Power Switch Enable Polarity
0	Low-active
1	High-active

 Table 5.2 - Configuration by Power Switch Type

Note: When AMBER2=1, the external resistor of PWREN1~4 need pull down.

#### 5.2.7 Port Number Configuration (Only Available in LQFP48 Package)

Number of downstream port can be configured as 2/3/4 ports by pin strapping in addition to EEPROM, based on the state of pin AMBER 3, AMBER 4, as the following table:

AMBER3	AMBER 4	Port Number
1	0	2
0	1	3
0	0	4





#### 5.2.8 Non-removable Port Configuration (Only Available in LQFP48 Package)

For compound application or embedded system, downstream ports that always connected inside the system can be set as non-removable based on the state of corresponding status LED, pin GREEN 1~4. If the pin is pull high in the initial stage (POR reset), the corresponding port will be set as non-removable.

#### 5.2.9 Reference Clock Configuration (Only Available in LQFP48 Package)

GL850G can support optional 27/48MHz clock source, which is selectable through GPIO configurations. For some on-board design that 27/48MHz clock source is available, such as motherboard or Monitor built-in applications, system integrator can leverage this feature to further reduce BOM cost by removing external crystal.

SEL48	SEL27	Clock Source
0	1	48MHz OSC-in
1	0	27MHz OSC-in
1	1	12MHz X'tal/OSC-in

Table 5.4 - Ref. Clock Configuration



## CHAPTER 6 ELECTRICAL CHARACTERISTICS

#### 6.1 Maximum Ratings

Symbol	Parameter	Min.	Max.	Unit
$V_5$	5V Power Supply	-0.5	+6.0	V
$V_{\text{DD}}$	3.3V Power Supply		+3.6	V
V <sub>IN</sub>	Input Voltage for digital I/O pins	-0.5	+3.6	V
V <sub>INOD</sub>	Open-drain input pins(Ovcur1~4#,Pself,Reset)	-0.5	+5.5	V
V <sub>INUSB</sub>	Input Voltage for USB signal (DP, DM) pins	-0.5	+3.6	V
Ts	Storage Temperature under bias	-55	+100	°C
F <sub>OSC</sub>	Frequency	12	$MHz \pm 0.05$	5%

#### **Table 6.1 - Maximum Ratings**

#### 6.2 Operating Ranges

Symbol	Parameter	Min.	Тур.	Max.	Unit
$V_5$	5V Power Supply	4.5	5.0	5.5	V
$V_{DD}$	3.3V Power Supply	3.0	3.3	3.6	V
V <sub>IN</sub>	Input Voltage for digital I/O pins	-0.5	-	3.6	V
V <sub>INOD</sub>	Open-drain input pins(Ovcur1~4#,Pself,Reset)	-0.5	-	5.0	V
V <sub>INUSB</sub>	Input Voltage for USB signal (DP, DM) pins	0.5	-	3.6	V
T <sub>A</sub>	Ambient Temperature	0	-	85	°C
T <sub>J</sub>	Absolute maximum junction temperature	0	-	125	°C
	Thermal Characteristics 48 LQFP	-	83.5	-	°C/W
θ <sub>JA</sub>	Thermal Characteristics 28 SSOP	-	63.3	-	°C/W
	Thermal Characteristics 28 QFN	-	34.5	-	°C/W

#### **Table 6.2 - Operating Ranges**



#### **6.3 DC Characteristics**

Symbol	Parameter		Тур.	Max.	Unit
P <sub>D</sub>	Power Dissipation	150	-	300	mW
V <sub>IL</sub>	LOW level input voltage	-	-	0.8	V
V <sub>IH</sub>	HIGH level input voltage	2.0	-	-	V
V <sub>TLH</sub>	LOW to HIGH threshold voltage	1.4	1.5	1.6	V
$V_{\text{THL}}$	HIGH to LOW threshold voltage	0.87	0.94	0.99	V
V <sub>OL</sub>	LOW level output voltage when $I_{OL}$ =8mA	-	-	0.4	V
V <sub>OH</sub>	HIGH level output voltage when $I_{\rm OH}{=}8mA$	2.4	-	-	V
R <sub>DN</sub>	Pad internal pull down resister	29	59	135	KΩ
R <sub>UP</sub>	Pad internal pull up resister	80	108	140	KΩ

Table 6.3 - DC Characteristics except	<b>USB</b> Signals
Tuble die De enurueteristics encept	COD Signais

#### Table 6.4 - DC Characteristics of USB Signals under FS/LS Mode

Symbol	Parameter	Min.	Тур.	Max.	Unit
V <sub>OL</sub>	DP/DM FS static output LOW( $R_{\rm L}~{\rm of}~1.5K$ to $3.6V$ )	0	-	0.3	V
V <sub>OH</sub>	DP/DM FS static output HIGH ( $R_{\rm L} of 15K$ to GND )	2.8	-	3.6	V
V <sub>DI</sub>	Differential input sensitivity	0.2	-	-	V
V <sub>CM</sub>	Differential common mode range	0.8	-	2.5	V
V <sub>SE</sub>	Single-ended receiver threshold	0.2	-	-	V
C <sub>IN</sub>	Transceiver capacitance	-	-	20	Pf
I <sub>LO</sub>	Hi-Z state data line leakage	-10	-	+10	μΑ
Z <sub>DRV</sub>	Driver output resistance	28	-	44	Ω

Symbol	Parameter	Min.	Тур.	Max.	Unit
V <sub>OL</sub>	DP/DM HS static output LOW(R <sub>L</sub> of 1.5K to 3.6V )	-	-	0.1	V
C <sub>IN</sub>	Transceiver capacitance	4	4.5	5	Pf
I <sub>LO</sub>	Hi-Z state data line leakage	-5	0	+5	μΑ
Z <sub>DRV</sub>	Driver output resistance for USB 2.0 HS	42	45	48	Ω





#### **6.4 Power Consumption**

Symbol		Condition			Un:4	
Symbol	Active ports	Host	Device	Current	Unit	
I <sub>SUSP</sub>		Suspend		538	uA	
	4	$\mathrm{H}^{*}$	Н	52.4	mA	
	3	Н	Н	47.8	mA	
I <sub>CC</sub>	2	Н	Н	43.2	mA	
	1	Н	Н	38.6	mA	
	USPORT Config.	Н	N/A	33.8	mA	

#### Table 6.6 - DC Supply Current

\*H: High-Speed

Note:

Test result represents silicon level operating current, without considering additional power consumption contributed by external over-current protection circuit such as power switch or polyfuse.



#### **6.5 AC Characteristics**

GL850G LQFP48 package supports 93C46 EEPROM for customized VID/PID. GL850G QFN28 and SSOP28 package supports 24C02 type EEPROM. AC characteristics of these two types of EEPROM summarized as below figures and tables.

#### 6.5.1 93C46 EEPROM IF





 Table 6.7 - AC Characteristics of EEPROM Interface (93C46)


Symbol	Parameter	Min.	Тур.	Max.	Units
t <sub>CSS</sub>	CS Setup Time	3.0			
t <sub>CSH</sub>	CS Hold Time	3.0			
t <sub>SKH</sub>	SK High Time	1.0			
t <sub>SKL</sub>	SK Low Time	2.2			
t <sub>DIS</sub>	DI Setup Time	1.8			us
t <sub>DIH</sub>	DI Hold Time				
t <sub>PD1</sub>	Output Delay to "1"			1.8	
t <sub>PD0</sub>	Output Delay to "0"			1.8	



#### 6.5.2 24C02 EEPROM Interface



Bus Timing



Write Cycle Timing

Table 6.8 - AC Characteristics	of EEPROM Interface (24C02)
--------------------------------	-----------------------------

			1.8V-5.5V		2.5V-5.5V		
Symbol	Parameter	Test Conditions	MIn.	Max.	Min.	Max.	Unit
fscL	SCL Clock Frequency		0	100	0	400	KHz
Т	Noise Suppression Time <sup>(1)</sup>		_	100	_	50	ns
t∟ow	Clock LOW Period		4.7	_	1.2	_	μs
thigh	Clock HIGH Period		4	—	0.6	—	μs
<b>t</b> BUF	Bus Free Time Before New	Transmission <sup>(1)</sup>	4.7	_	1.2	_	μs
tsu:sta	Start Condition Setup Time		4.7	_	0.6	_	μs
tsu:sto	Stop Condition Setup Time		4.7	_	0.6	_	μs
thd:sta	Start Condition Hold Time		4	—	0.6	—	μs
thd:sto	Stop Condition Hold Time		4	_	0.6	—	μs
tsu:dat	Data In Setup Time		200	_	100	_	ns
thd:dat	Data In Hold Time		0	_	0	_	ns
tDH	Data Out Hold Time	SCL LOW to SDA Data Out Change	100	—	50	—	ns
taa	Clock to Output	SCL LOW to SDA Data Out Valid	0.1	4.5	0.1	0.9	μs
tR	SCL and SDA Rise Time <sup>(1)</sup>		_	1000	_	300	ns
tF	SCL and SDA Fall Time <sup>(1)</sup>		_	300	_	300	ns
twn	Write Cycle Time		_	10	_	5	ms

Note: 1. This parameter is characterized but not 100% tested.



#### 6.6 On-Chip Power Regulator

GL850G requires 3.3V source power for normal operation of internal core logic and USB physical layer (PHY). The integrated low-drop power regulator converts 5V power input from USB cable (Vbus) to 3.3V voltage for silicon power source. The 3.3V power output is guaranteed by an internal voltage reference circuit to prevent unstable 5V power compromise USB data integrity. The regulator's maximum current loading is 200mA, which provides enough tolerance for normal GL850G operation (below 100mA).

**On-chip Power Regulator Features:** 

- 5V to 3.3V low-drop power regulator
- 200mA maximum output driving capability
- Provide stable 3.3V output when  $Vin = 4.4V \sim 5.5V$
- Max. suspend current:266uA; typical suspend current 187uA




Figure 6.1 - Vin(V5) vs Vout(V33)\*

\*Note: Measured environment: Ambient temperature =  $25^{\circ}$ C / Current Loading = 200mA



## CHAPTER 7 PACKAGE DIMENSION




Figure 7.1 - GL850G 48 Pin LQFP Package




	0101078		DIMENSION MM (MIL)	-
	SYMBOL	MIN.	NDM.	MAX.
	A			2.00 (78.7)
	A1	0.05 (2.0)		0.21 (8.3)
	SA SA	1.65 (65.0)	1.75 (68.9)	1.85 (72.8)
	b b1	0.22 (8.7)	0.30 (11.8)	0.38 (15.0) 0.33 (13.0)
	C	0.09 (3.5)		0.25 (9.8)
	c1	0.09 (3.5)		0.21 (8.3)
	D		20 (401.6) BSC	
	E		65 (25.6) BSC 80 (307.1) BSC	
	E1		30 (208.7) BSC	
	L	0.55 (21.7)		0.95 (37.4)
	L1	and the second state of th	25 (49.2) REF	
	R1	0.15 (5.9)	0.20 (7.9)	0.25 (9.8)
	R2 y	0.15 (5.9)	0.20 (7.9)	0.25 (9.8) 0.08 (3.1)
	0	0*	4*	8*
	<i>θ</i> 1	0°	222	
	<i>θ</i> 2		7* TYP	
	03		7* TYP	0
	NOTE	1. REFER TO 2. ALL DIMEN	JEDEC MD-150 SIDNS IN MILL	IMETERS.
Internal No. GL850G AAAAAAAAA Yersion YWWXXXXXXX		ſ		
Dite Lot Code				
	ANE	02 01 L1	R1 52'0	AUGE PLANE
		b b b b b b b c c t c t b b b c c t c t	WITH F	PLATING
Figure 7.2 - GL850G 28 Pin	SSOP			

MAX.

0.50 (19.7)





0.70 (27.6) 0.75 (29.5) 0.80 (31.5) А \_\_\_ (0.8) 20.0 0.05 (2.0) A1 AЗ 0.203 (8.0) REF 0.18 (7.1) 0.25 (9.8) 0.30 (11.8) b D 5.00 (196.9) BSC 3.40 (133.9) 3.55 (139.8) 3.70 (145.7) D2 5.00 (196.9) BSC Ε 3.40 (133.9) 3.55 (139.8) 3.70 (145.7) E5 0.50 (19.7) BSC e 0.40 (15.7)

SYMBOL

L

MIN.

0.30 (11.8)

DIMENSION MM (MIL)

NDM.

NDTE: 1. REFER TO JEDEC STD. MD-220 2. ALL DIMENSIONS IN MILLIMETERS.

Figure 7.3 - GL850G 28 Pin QFN Package



## CHAPTER 8 ORDERING INFORMATION

Part Number	Package	Green/Wire Material	Version	Status
GL850G-MNYXX	LQFP 48	Green Package	XX	Available
GL850G-HHYXX	SSOP 28	Green Package	XX	Available
GL850G-OHYXX	QFN 28	Green Package	XX	Available

#### Table 8.1 - Ordering Information

Note: The marking of "OHY" will not be shown on the IC due to QFN 28 package size limitation.

单击下面可查看定价,库存,交付和生命周期等信息

>>Genesys