

Product Overview

NSiP83085 is a high reliability isolated half duplex RS-485 transceiver with integrated DC to DC converter, while NSiP83086 is an isolated full duplex RS-485 transceiver. The isolated DC-DC converter provide up to 500mW output power use on chip transformer. The feedback PWM signal is sent to primary side by a digital isolator based on Novosense capacity isolation technology. Both devices are safety certified by UL1577 support 5kVrms insulation withstand voltages, while the high integrated solution can help to simplify system design and improve reliability.

The Bus pins of NSiP83085/NSiP83086 are protected from $\pm 10\text{kV}$ system level ESD to GND2 on Bus side. These devices feature fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted. The devices have a 1/8-unit-load receiver input impedance that allows up to 256 transceivers on the bus.

Key Features

- Up to 5000Vrms Insulation voltage
- Isopower integrated isolated dc-to-dc converter
- Power supply voltage: 4.5V to 5.5V
- Over current and over temperature protection
- High CMTI: $\pm 150\text{kV}/\mu\text{s}$
- Data rate: 16Mbps(NSiP83086), 500Kbps(NSiP83085)
- Up to 256 transceivers on the bus
- High system level EMC performance:
Bus Pins meet IEC61000-4-2 $\pm 10\text{kV}$ ESD
- BUS open and short fail-safe protection
- Isolation Barrier Life: >60 years
- Operation temperature: -40°C~105°C
- RoHS-compliant packages:

SOW20

Safety Regulatory Approvals

- UL recognition: up to 5000V_{rms} for 1 minute per UL1577
- CQC certification per GB4943.1-2011
- CSA component notice 5A
- DIN VDE V 0884-11:2017-01

Applications

- Industrial automation system
- Isolated RS-485 communication
- Smart electric meter and water meter
- Security and protection monitoring

Device Information

Part Number	Package	Body Size
NSiP8308x-DSWTR	SOW20	15.40mm × 7.50mm

Functional Block Diagrams




Figure 1. NSiP83085 & NSiP83086 Block Diagrams

INDEX

1. PIN CONFIGURATION AND FUNCTIONS.....	3
2. ABSOLUTE MAXIMUM RATINGS.....	5
3. RECOMMENDED OPERATING CONDITIONS.....	5
4. THERMAL INFORMATION.....	5
5. SPECIFICATIONS.....	5
5.1. DC ELECTRICAL CHARACTERISTICS.....	5
5.2. SWITCHING ELECTRICAL CHARACTERISTICS.....	7
5.3. TYPICAL PERFORMANCE CHARACTERISTICS.....	9
5.4. PARAMETER MEASUREMENT INFORMATION.....	10
6. HIGH VOLTAGE FEATURE DESCRIPTION.....	12
6.1. INSULATION AND SAFETY RELATED SPECIFICATIONS.....	12
6.2. DIN VDE V 0884-11 (VDE V 0884-11) :2017-01 INSULATION CHARACTERISTICS.....	12
6.3. REGULATORY INFORMATION.....	14
7. FUNCTION DESCRIPTION.....	14
7.1. TRUE FAIL-SAFE RECEIVER INPUTS.....	14
7.2. TRUTH TABLES.....	14
7.3. EMI CONSIDERATIONS.....	15
7.4. OUTPUT SHORT AND OVER TEMPERATURE PROTECTION.....	15
8. APPLICATION NOTE.....	16
8.1. 256 TRANSCIEVERS ON THE BUS.....	16
8.2. ESD PROTECTION.....	16
8.3. LAYOUT CONSIDERATIONS.....	16
8.4. TYPICAL APPLICATION.....	16
9. PACKAGE INFORMATION.....	18
10. ORDER INFORMATION.....	18
11. DOCUMENTATION SUPPORT.....	18
12. TAPE AND REEL INFORMATION.....	19
13. REVISION HISTORY.....	19

1. Pin Configuration And Functions




Figure 1.1 NSiP83085 Package




Figure 1.2 NSiP83086 Package

Table 1.1 NSiP83085 Pin Configuration and Description

PIN NO.	NSiP83085 SYMBOL	FUNCTION
1	GND1	Ground 1, the ground reference for Isolator Side 1
2	VDD	Power Supply for Isolator Side 1
3	GND1	Ground 1, the ground reference for Isolator Side 1
4	RXD	Receive output
5	/RE	Receive enable input. This is an active low input.
6	DE	Driver enable input. This is an active high input
7	TXD	Driver transmit data input.
8	VDDL	I/O Power Supply input. Side1 I/O logic level.
9	GND1	Ground 1, the ground reference for Isolator Side 1
10	GND1	Ground 1, the ground reference for Isolator Side 1
11	GND2	Ground 2, the ground reference for Isolator Side 2
12	VISOIN	Isolated power supply input. This pin must be connected externally to VI _{SOOUT} . It is recommended this pin have a 0.1 µF capacitor to GND2 (Pin12). Connect this pin through a ferrite bead and short trace length to VISOIN for operation.
13	NC	Not connected
14	GND2	Ground 2, the ground reference for Isolator Side 2
15	NC	Not connected

16	GND2	Ground 2, the ground reference for Isolator Side 2
17	B	Inverting Driver Output/Receiver Input. When the driver is disabled, or when VDD is powered down, Pin B is put into a high impedance state to avoid overloading the bus.
18	A	Noninverting Driver Output/Receiver Input. When the driver is disabled, or when VDD is powered down, Pin A is put into a high impedance state to avoid overloading the bus.
19	V _{ISOOUT}	Isolated Power Supply Output. This pin must be connected externally to V _{ISOIN} . It is recommended that a ferrite bead reservoir capacitor of 10 µF and a decoupling capacitor of 0.1 µF be fitted between Pin 19 and Pin 20.
20	GND2	Ground 2, the ground reference for Isolator Side 2

Table1.1 NSiP83086 Pin Configuration and Description

NSiP83086 PIN NO.	SYMBOL	FUNCTION
1	GND1	Ground 1, the ground reference for Isolator Side 1
2	VDD	Power Supply for Isolator Side 1
3	GND1	Ground 1, the ground reference for Isolator Side 1
4	RXD	Receive output
5	/RE	Receive enable input. This is an active low input.
6	DE	Driver enable input. This is an active high input
7	TXD	Driver transmit data input.
8	VDDL	I/O Power Supply input. Side1 I/O logic level.
9	GND1	Ground 1, the ground reference for Isolator Side 1
10	GND1	Ground 1, the ground reference for Isolator Side 1
11	GND2	Ground 2, the ground reference for Isolator Side 2
12	V _{ISOIN}	Isolated power supply input. This pin must be connected externally to V _{ISOOUT} . It is recommended this pin have a 0.1 µF capacitor to GND2 (Pin12). Connect this pin through a ferrite bead and short trace length to V _{ISOIN} for operation.
13	Y	Noninverting Driver Output. When the driver is disabled, or when VDD is powered down, Pin Y is put into a high impedance state to avoid overloading the bus.
14	GND2	Ground 2, the ground reference for Isolator Side 2
15	Z	Inverting Driver Output. When the driver is disabled, or when VDD is powered down, Pin Z is put into a high impedance state to avoid overloading the bus.
16	GND2	Ground 2, the ground reference for Isolator Side 2
17	B	Inverting Receiver Input.
18	A	Noninverting Receiver Input.
19	V _{ISOOUT}	Isolated Power Supply Output. This pin must be connected externally to V _{ISOIN} . It is recommended that a ferrite bead reservoir capacitor of 10 µF and a decoupling capacitor of 0.1 µF be fitted between Pin 19 and Pin 20.

20	GND2	Ground 2, the ground reference for Isolator Side 2
----	------	--

2. Absolute Maximum Ratings

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power Supply Voltage	VDD	-0.5		6	V	
Maximum Input Voltage	/RE, DE, TXD	-0.4		VDDL+0.4	V	
Driver Output/Receiver Input Voltage	V _A , V _B , V _Y , V _Z	-7		12	V	
Output current	Io	-15		15	mA	
Maximum Surge Isolation Voltage	V _{IOSM}			5.3	kV	
Operating Temperature	Topr	-40		105	°C	
Storage Temperature	Tstg	-40		150	°C	
Electrostatic discharge	HBM			±6000	V	
	CDM			±2000	V	

3. Recommended Operating Conditions

Parameters	Symbol	min	typ	max	unit
Power Supply Voltage	VDD	4.5		5.5	V
Operating Temperature	Topr	-40		105	°C
High Level Input Voltage	V _{IH}	0.7*V _{DDL}		VCC	V
Low Level Input Voltage	V _{IL}	0		0.3*V _{DDL}	V
Data rate	DR			16	Mbps

4. Thermal Information

Parameters	Symbol	Value	Unit
IC Junction-to-Air Thermal Resistance	θ _{JA}	56.8	° C/W
Junction-to-case (top) thermal resistance	θ _{JC (top)}	15.6	° C/W
Junction-to-board thermal resistance	θ _{JB}	28.5	° C/W

5. Specifications

5.1. Dc Electrical Characteristics

(VDD=4.5V~5.5V, Ta=-40°C to 105°C. Unless otherwise noted, Typical values are at VDD = 5V, Ta = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power supply voltage	VDD	4.5		5.5	V	
NSiP83085 Supply current Data rate $\leq 500\text{ kbps}$	I _{DD}		70		mA	VDD ₁ =5V, R _L =100 Ω
			90		mA	VDD ₁ =5V, R _L =54 Ω
NSiP83085 Supply current Data rate $\leq 16\text{ Mbps}$	I _{DD}		70		mA	VDD ₁ =5V, R _L =100 Ω
			90		mA	VDD ₁ =5V, R _L =54 Ω
Isolated supply voltage	V _{IISOOUT}		5		V	
Thermal-Shutdown Threshold	T _{TS}		165		°C	
Thermal-Shutdown Hysteresis	T _{TSH}		15		°C	
Common Mode Transient Immunity	CMTI	± 100	± 150		kV/us	
Logic Side						
Input High Voltage	V _{IH}	0.7*V _{DDL}			V	DE, D, /RE
Input Low Voltage	V _{IL}			0.3*V _{DDL}	V	DE, D, /RE
Input Pull up Current	I _{PU}			20	uA	DE,/RE
Input Pull down Current	I _{PD}	-15			uA	DI
Output Voltage High	V _{OH}	0.8*V _{DDL}			V	I _{OH} = -4mA
Output Voltage Low	V _{OL}			0.2*V _{DDL}	V	I _{OL} = 4mA
Output Short-Circuit Current	I _{OSR}			150	mA	0 $\leq V_R \leq VDD$
Three-State Output Current	I _{OZ}	-15			uA	0 $\leq V_R \leq VDD$, /RE = high
Input Capacitance	C _{IN}		2		pF	DE, D, /RE
Driver						
Differential Output Voltage	V _{OD}			5.5	V	No Load
		2.7		5.5	V	See Figure 2.4.1 , R _L =100 Ω (RS-422), VDD2=5V
		2.1		5.5	V	See Figure 2.4.1 , R _L =54 Ω (RS-485), VDD2=5V
Change in magnitude of the differential output voltage	$\Delta V_{OD} $			0.2	V	See Figure 2.4.1 , R _L =100 Ω or R _L =54 Ω
Common-Mode Output Voltage	V _{OC}			3	V	See Figure 2.4.1 , R _L =100 Ω or R _L =54 Ω
Change in Magnitude of Common-Mode Voltage	$\Delta V_{OC} $			0.2	V	See Figure 2.4.1 , R _L =100 Ω or R _L =54 Ω

Driver Short-Circuit Output Current	I_{OSD}			250	mA	$0 \leq V_{OUT} \leq +12 \text{ V}$
		-250			mA	$-7V \leq V_{OUT} \leq 5.5V$
Output Leakage Current (Y and Z) Full-Duplex	I_o			200	uA	DE=GND, VIN=12V
		-200			uA	DE=GND, VIN=-7V
Receiver						
Input Current (A and B)	I_A, I_B			200	uA	DE=GND, VDD ₂ =GND, V _{IN} =12V
		-200			uA	DE=GND, VDD ₂ =GND, V _{IN} =-7V
Receiver Differential Threshold Voltage	V_{TH}	-200	-125	-10	mV	$-7V \leq V_{CM} \leq 12V$
Receiver Input Hysteresis	ΔV_{TH}		15		mV	$V_A+V_B=0$
Receiver Input Resistance	R_{IN}	96			kΩ	$-7V \leq V_{CM} \leq 12V, DE=\text{low}$

5.2. NSiP83085 Switching Electrical Characteristics

(VDD=4.5V~5.5V, Ta=-40°C to 105°C. Unless otherwise noted, Typical values are at VDD = 5V, Ta = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Driver						
Maximum Data Rate	f_{MAX}	0.5			Mbps	
Driver Propagation Delay	t_{PLH}		12	18	ns	See Figure 2.4.2, R_L=54Ω, C_L=50pF
	t_{PHL}		13.5	20.25	ns	See Figure 2.4.2, R_L=54Ω, C_L=50pF
Driver Pulse Width Distortion, $t_{PHL} - t_{PLH}$	PWD		1.5		ns	See Figure 2.4.2, R_L=54Ω, C_L=50pF
Driver Output Falling Time or Rising time	t_F		2.95	4.425	ns	See Figure 2.4.2, R_L=54Ω, C_L=50pF
	t_R		2.6	3.9	ns	See Figure 2.4.2, R_L=54Ω, C_L=50pF
Driver Enable to Output High	t_{ZH}		18.5	27.75	ns	See Figure 2.4.3, R_L=110Ω, C_L=50pF
Driver Enable to Output Low	t_{ZL}		19.1	28.65	ns	See Figure 2.4.3, R_L=110Ω, C_L=50pF
Driver Disable to Output High	t_{HZ}		20.8	31.2	ns	See Figure 2.4.3, R_L=110Ω, C_L=50pF
Driver Disable to Output Low	t_{LZ}		20.1	30.15	ns	See Figure 2.4.3,

						R_L=110Ω, C_L=50pF
Receiver						
Maximum Data Rate	f _{MAX}	16			Mbps	
Receiver Propagation Delay	t _{PLH}		16.2	24.3	ns	See Figure 2.4.4, C_L=15pF
	t _{PHL}		22.2	33.3	ns	See Figure 2.4.4, C_L=15pF
Receiver Pulse Width Distortion, t _{PHL} - t _{PLH}	PWD		6.0		ns	See Figure 2.4.4, C_L=15pF
Receiver Output Falling Time or Rising time	t _F		2.3	3.45	ns	See Figure 2.4.4, C_L=15pF
	t _R		2.1	3.15	ns	See Figure 2.4.4, C_L=15pF
Receiver Enable to Output High	t _{ZH}		13.8	20.7	ns	See Figure 2.4.5, R_L=1kΩ, C_L=15pF
Receiver Enable to Output Low	t _{ZL}		12.6	18.9	ns	See Figure 2.4.5, R_L=1kΩ, C_L=15pF
Receiver Disable to Output High	t _{HZ}		14	21	ns	See Figure 2.4.5, R_L=1kΩ, C_L=15pF
Receiver Disable to Output Low	t _{LZ}		13.4	20.1	ns	See Figure 2.4.5, R_L=1kΩ, C_L=15pF

5.3. NSiP83086 Switching Electrical Characteristics

(VDD=4.5V~5.5V, Ta=-40°C to 105°C. Unless otherwise noted, Typical values are at VDD = 5V, Ta = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Driver						
Maximum Data Rate	f _{MAX}	16			Mbps	
Driver Propagation Delay	t _{PLH}		12	18	ns	See Figure 2.4.2, R_L=54Ω, C_L=50pF
	t _{PHL}		13.5	20.25	ns	See Figure 2.4.2, R_L=54Ω, C_L=50pF
Driver Pulse Width Distortion, t _{PHL} - t _{PLH}	PWD		1.5		ns	See Figure 2.4.2, R_L=54Ω, C_L=50pF
Driver Output Falling Time or Rising time	t _F		2.95	4.425	ns	See Figure 2.4.2, R_L=54Ω, C_L=50pF
	t _R		2.6	3.9	ns	See Figure 2.4.2, R_L=54Ω, C_L=50pF
Driver Enable to Output High	t _{ZH}		18.5	27.75	ns	See Figure 2.4.3, R_L=110Ω, C_L=50pF
Driver Enable to Output Low	t _{ZL}		19.1	28.65	ns	See Figure 2.4.3, R_L=110Ω, C_L=50pF

Driver Disable to Output High	t_{HZ}		20.8	31.2	ns	See Figure 2.4.3, $R_L=110\Omega$, $C_L=50\text{pF}$
Driver Disable to Output Low	t_{LZ}		20.1	30.15	ns	See Figure 2.4.3, $R_L=110\Omega$, $C_L=50\text{pF}$
Receiver						
Maximum Data Rate	f_{MAX}	16			Mbps	
Receiver Propagation Delay	t_{PLH}		16.2	24.3	ns	See Figure 2.4.4, $C_L=15\text{pF}$
	t_{PHL}		22.2	33.3	ns	See Figure 2.4.4, $C_L=15\text{pF}$
Receiver Pulse Width Distortion, $ t_{PHL} - t_{PLH} $	PWD		6.0		ns	See Figure 2.4.4, $C_L=15\text{pF}$
Receiver Output Falling Time or Rising time	t_F		2.3	3.45	ns	See Figure 2.4.4, $C_L=15\text{pF}$
	t_R		2.1	3.15	ns	See Figure 2.4.4, $C_L=15\text{pF}$
Receiver Enable to Output High	t_{ZH}		13.8	20.7	ns	See Figure 2.4.5, $R_L=1\text{k}\Omega$, $C_L=15\text{pF}$
Receiver Enable to Output Low	t_{ZL}		12.6	18.9	ns	See Figure 2.4.5, $R_L=1\text{k}\Omega$, $C_L=15\text{pF}$
Receiver Disable to Output High	t_{HZ}		14	21	ns	See Figure 2.4.5, $R_L=1\text{k}\Omega$, $C_L=15\text{pF}$
Receiver Disable to Output Low	t_{LZ}		13.4	20.1	ns	See Figure 2.4.5, $R_L=1\text{k}\Omega$, $C_L=15\text{pF}$

5.4. Typical Performance Characteristics

Figure 5.1 NSiP83085 supply current vs Temperature




Figure 5.2 NSiP83086 supply current vs Temperature




Figure 5.3 Receiver output current vs Output low voltage




Figure 5.5 NSiP83085 Transmitter Propagation Delay vs Temperature




Figure 5.6 NSiP83085 Receiver Propagation Delay vs Temperature




Figure 5.7 NSiP83086 Transmitter Propagation Delay vs Temperature




Figure 5.8 NSiP83086 Receiver Propagation Delay vs Temperature

5.5. Parameter Measurement Information











Figure 5.9 Driver DC Test Load






Figure 5.14 Common-Mode Transient Immunity Test Circuit

6. High Voltage Feature Description

6.1. Insulation And Safety Related Specifications

Parameters	Symbol	Value	Unit	Comments
Minimum External Air Gap (Clearance)	L(I01)	8.0	mm	Shortest terminal-to-terminal distance through air
Minimum External Tracking (Creepage)	L(I02)	8.0	mm	Shortest terminal-to-terminal distance across the package surface
Minimum internal gap	DTI	20	um	Distance through insulation
Tracking Resistance(Comparative Tracking Index)	CTI	>400	V	DIN EN 60112 (VDE 0303-11); IEC 60112
Material Group		II		

6.2. DIN VDE V 0884-11 (VDE V 0884-11) :2017-01 INSULATION CHARACTERISTICS

Description	Test Condition	Symbol	Value	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage \leq 150Vrms			I to IV	
For Rated Mains Voltage \leq 300Vrms			I to IV	
For Rated Mains Voltage \leq 400Vrms			I to IV	
Climatic Classification			10/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	

Maximum repetitive isolation voltage	AC Voltage(Bipolar)	V_{IORM}	1166	Vpeak
	AC Voltage(TDDB)	V_{IORM}	824	Vrms
	DC Voltage	V_{IORM}	1166	Vdc
Input to Output Test Voltage, Method B1	$V_{IORM} \times 1.5 = V_{pd(m)}$, 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC	$V_{pd(m)}$	1749	Vpeak
Input to Output Test Voltage, Method A				
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.2 = V_{pd(m)}$, $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	$V_{pd(m)}$	1399	Vpeak
After Input and /or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd(m)}$, $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	$V_{pd(m)}$	1399	Vpeak
Maximum transient isolation voltage	$t = 60$ sec	V_{IOTM}	7000	Vpeak
Maximum Surge Isolation Voltage	Test method per IEC60065,1.2/50us waveform, $V_{TEST}=1.3 \times V_{IOSM}$	V_{IOSM}	4615	Vpeak
Isolation resistance	$V_{IO} = 500V$	R_{IO}	$>10^9$	Ω
Isolation capacitance	$f = 1MHz$	C_{IO}	0.6	pF
Input capacitance		C_I	2	pF
Total Power Dissipation at 25°C		P_s	1499	mW
Safety input, output, or supply current	$\theta_{JA} = 140$ °C/W, $V_I = 5.5$ V, $T_J = 150$ °C, $T_A = 25$ °C	I_S		mA
	$\theta_{JA} = 84$ °C/W, $V_I = 5.5$ V, $T_J = 150$ °C, $T_A = 25$ °C		237	mA
Case Temperature		T_s	150	°C




Figure 3.1 NSiP83085 Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN VDE V 0884-11




Figure 3.2 NSiP83086 Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN VDE V 0884-11

6.3. Regulatory Information

The NSiP83085/NSiP83086 are approved or pending approval by the organizations listed in table.

CUL	VDE	CQC
UL 1577 Component Recognition Program ¹	Approved under CSA Component Acceptance Notice 5A	DIN VDE V 0884-11(VDE V 0884-11):2017-01 ²
Single Protection, 5000Vrms Isolation voltage	Single Protection, 5000Vrms Isolation voltage	Basic Insulation 1166Vpeak, $V_{IosM}=5384V_{peak}$
File (E500602)	File (E500602)	Basic insulation at 800V _{RMS} (1166V _{peak}) Reinforced insulation at 400V _{RMS} (565V _{peak})
File (E500602)	File (5024579-4880-0001)	File (pending)

¹ In accordance with UL 1577, each NSiP83085/NSiP83086 is proof tested by applying an insulation test voltage ≥ 6000 V rms for 1 sec.

² In accordance with DIN VDE V 0884-11, each NSiP83085/NSiP83086 is proof tested by applying an insulation test voltage ≥ 1273 V peak for 1 sec (partial discharge detection limit = 5 pC). The * marking branded on the component designates DIN VDE V 0884-11 approval.

7. Function Description

NSiP83085 is a high reliability isolated half duplex RS-485 transceiver , while NSiP83086 is an isolated full duplex RS-485 transceiver. Data isolation is achieved using Novosense integrated capacitive isolation that allows data transmission between the logic side and the Bus side. Both devices are safety certified by UL1577 support 5kV_{RMS} insulation withstand voltages.

7.1. True Fail-Safe Receiver Inputs

The devices feature fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted. The receiver threshold is fixed between -10mV and -200mV, which meets EIA/TIA-485 standard. If the differential input voltage ($V_A - V_B$) is greater than or equal to -10mV, receiver output R is logic high. In the case of a terminated bus with all transmitters disabled, the differential input voltage is pulled to zero by the termination resistors. Due to the receiver threshold, the receiver output R is logic high.

7.2. Truth Tables

Table 4.1 Driver Function Table

<i>VDD status</i>	<i>Input (D)</i>	<i>Enable Input (DE)</i>	<i>Outputs¹</i>	
			<i>A/Y</i>	<i>B/Z</i>
PU	H	H	H	L
PU	L	H	L	H
PU	X	L	Z	Z
PU	X	OPEN	Z	Z
PU	OPEN	H	H	L
PD	X	X	Z	Z

¹PD= Powered down; PU= Powered up; H= Logic High; L= Logic Low; X= Irrelevant; Z= High Impedance; Driver output pins are Y and Z for NSiP83086, A and B for NSiP83085;

Table 4.2 Reciever Function Table¹

<i>VDD status</i>	<i>Differential Input (V_A-V_B)</i>	<i>Enable Input (/RE)</i>	<i>Output (R)</i>
PU	≥-10mV	L/Open	H
PU	≤-200mV	L/Open	L
PU	Open/Short	L/Open	H
PU	X	H	Z
PU	Idle	L	H
PD	X	X	Z

¹PD= Powered down; PU= Powered up; H= Logic High; L= Logic Low; X= Irrelevant; Z= High Impedance.

7.3. Emi Considerations

The NSiP8308x devices are using on chip transformer, so the power transfer must operate at high frequency allow higher efficiency transfer using the small transformer. This will cause emissions which need to pay attention to PCB layout if the application allow low emission. Please see the application note if needed.

7.4. Output Short And Over Temperature Protection

The NSiP8308x devices are protected against output short. When the devices detect the output is short, the device will be in Hiccup mode and the transfer power will be limited. So the temperature of the device will be low, and the device is protected.

The NSiP8308x devices are also protected against over temperature. When the devices detect the chip is over 165°C, the device will be shut down until the temperature of the device is below 145°C.

8. Application Note

8.1. 256 Transceivers On The Bus

The devices have a 1/8-unit-load receiver input impedance ($96\text{k}\Omega$) that allows up to 256 transceivers on the bus. Connect any combination of these devices, and/or other RS-485 devices, for a maximum of 32 unit-loads to the line.

8.2. ESD Protection

ESD protection structures are enhanced on all pins to protect against electrostatic discharge encountered during handling and assembly. The Bus pins have extra protection against static electricity to both the logic side (VDD1 side) and bus side (VDD2 side).

ESD protection can be tested in various ways. Below is the ESD spec of the devices.

Bus pins:

- $\pm 8\text{kV}$ HBM.
- $\pm 10\text{kV}$ using the Contact Discharge method specified in IEC 61000-4-2

Other pins except bus pins:

- $\pm 6\text{kV}$ HBM.
- $\pm 7\text{kV}$ using the Contact Discharge method specified in IEC 61000-4-2

8.3. Layout Considerations

The NSiP83085/NSiP83086 requires a $10\ \mu\text{F}$ bypass capacitor between VDD1 and GND1, 10nF bypass capacitor between VDD2 and GND2. The capacitor should be placed as close as possible to the package. To eliminate line reflections, each cable end is terminated with a resistor, whose value matches the characteristic impedance of the cable. It's good practice to have the bus connectors and termination resistor as close as possible to the A and B, Y and Z pins.

8.4. Typical Application




Figure 8.1 NSiP83085 typical application circuit




Figure 8.2 Typical isolated Half-Duplex RS-485 application




Figure 8.3 NSiP83086 typical application circuit




Figure 8.4 Typical isolated Full-Duplex RS-485 application

9. Package Information




Figure 6.3 SOW20 Package Shape and Dimension in millimeters

10. Order Information

Part No.	Isolation Rating(kV_{RMS})	Duplex	Max Data Rate (Mbps)	MSL	Temperature	No. of Nodes	Package	SPQ
NSiP83085-DSWTR	5	Half	0.5	2	-40 to 105°C	256	SOW20	1000
NSiP83086-DSWTR	5	Full	16	2	-40 to 105°C	256	SOW20	1000

NOTE: All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.

11. Documentation Support

Part Number	Product Folder	Datasheet	Technical Documents	Isolator selection guide
NSiP8308x	Click here	Click here	Click here	Click here

12. Tape And Reel Information




Figure 12.1 Tape and Reel Information of SOW20

13. Revision History

Revision	Description	Date
0.0	Initial version	2021/3/28
0.1	Added MSL information	2021/4/19

单击下面可查看定价，库存，交付和生命周期等信息

[>>Novosense\(纳芯微\)](#)