

# **MOSFET** - Single, P-Channel, **POWERTRENCH®** FDN352AP

V <sub>DSS</sub>	V <sub>DSS</sub> R <sub>DS(ON)</sub> MAX	
-30 V	180 mΩ @ –10 V	–1.3 A
	300 mΩ @ -4.5 V	–1.1 A

## **General Description**

This P-Channel Logic Level MOSFET is produced using **onsemi** advanced POWERTRENCH process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss is needed in a very small outline surface mount package.

### **Features**

- -1.3 A, -30 V  $R_{DS(ON)} = 180 \text{ m}\Omega$  @  $V_{GS} = -10 \text{ V}$
- -1.1 A, -30 V  $R_{DS(ON)} = 300 \text{ m}\Omega$  @  $V_{GS} = -4.5 \text{ V}$
- High Performance Trench Technology for Extremely Low R<sub>DS(ON)</sub>
- High Power Version of Industry Standard SOT-23 Package. Identical Pin-out to SOT-23 with 30% Higher Power Handling Capability
- This Device is Pb-Free, Halide Free and is RoHS Compliant

#### **Applications**

Notebook Computer Power Management

#### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C, unless otherwise noted)

Symbol	Para	Value	Unit	
V <sub>DSS</sub>	Drain-Source Voltage	-30	V	
$V_{GSS}$	Gate-Source Voltage	±25	V	
I <sub>D</sub>	Drain Current	Continuous (Note 1a)	-1.3	Α
		Pulsed	-10	
P <sub>D</sub>	Power Dissipation	(Note 1a)	0.5	W
	for Single Operation	(Note 1b)	0.46	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storag Temperature Range	–55 to 150	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL CHARACTERISTICS (T<sub>A</sub> = 25°C, unless otherwise noted)

Symbol	Parameter	Max	Unit
$R_{\theta JA}$	Thermal Resistance, Junction–to–Ambient (Note 1a)	250	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	75	

- $R_{\theta,JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$ is determined by the user's board design.
  - a.  $R_{\theta JA} = 250^{\circ} \text{C/W}$  when mounted on a 0.02 in<sup>2</sup> pad of 2 oz. copper.
  - b.  $R_{\theta,JA} = 270^{\circ}$ C/W when mounted on a 0.001 in<sup>2</sup> pad of 2 oz. copper.




**SOT-23/SUPERSOT™-23, 3 LEAD, 1.4x2.9 CASE 527AG** 

#### **MARKING DIAGRAM**



52AP = Specific Device Code = Date Code

#### PIN ASSIGNMENT



#### ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet

#### **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
OFF CHARA	CTERISTICS			•		
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V, } I_D = -250  \mu\text{A}$	-30	_	_	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A, Referenced to 25°C	-	-17	-	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -24 \text{ V}, V_{GS} = 0 \text{ V}$	_	-	-1	μΑ
I <sub>GSS</sub>	Gate-Body Leakage	$V_{GS} = \pm 25 \text{ V}, V_{DS} = 0 \text{ V}$	-	-	±100	nA
ON CHARAC	TERISTICS (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = -250 \mu A$	-0.8	-2.0	-2.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A, Referenced to 25°C	-	4	-	mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	V <sub>GS</sub> = -10 V, I <sub>D</sub> = -1.3 A	_	150	180	mΩ
		$V_{GS} = -4.5 \text{ V}, I_D = -1.1 \text{ A}$	_	250	300	
		$V_{GS} = -4.5 \text{ V}, I_D = -1.1 \text{ A}, T_J = 125 ^{\circ}\text{C}$	-	330	400	
9FS	Forward Transconductance	$V_{DS} = -5 \text{ V}, I_D = -0.9 \text{ A}$	ı	2.0		S
YNAMIC CH	HARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$	ı	150	_	pF
C <sub>oss</sub>	Output Capacitance		ı	40	_	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		-	20	_	pF
WITCHING	CHARACTERISTICS (Note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = -10 \text{ V}, I_D = -1 \text{ A}, V_{GS} = -10 \text{ V},$	-	4	8	ns
t <sub>r</sub>	Turn-On Rise Time	$R_{GEN} = 6 \Omega$	-	15	28	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		_	10	18	ns
t <sub>f</sub>	Turn-Off Fall Time		_	1	2	ns
Qg	Total Gate Charge	$V_{DS} = -10 \text{ V}, I_D = -0.9 \text{ A}, V_{GS} = -4.5 \text{ V}$	-	1.4	1.9	nC
Q <sub>gs</sub>	Gate-Source Charge		-	0.5	_	nC
Q <sub>gd</sub>	Gate-Drain Charge		_	0.5	_	nC
RAIN-SOUI	RCE DIODE CHARACTERISTICS AND MA	AXIMUM RATINGS				-
I <sub>S</sub>	Maximum Continuous Drain-Source Diode Forward Current		_	_	-0.42	Α
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = -0.42 A (Note 2)	_	-0.8	-1.2	V
t <sub>rr</sub>	Diode Reverse Recovery Time	$I_F = -3.9 \text{ A, } dI_F/dt = 100 \text{ A/}\mu\text{s}$	_	17	-	ns
Q <sub>rr</sub>	Diode Reverse Recovery Charge	1		7	<del>                                     </del>	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Pulse Test: Pulse Width ≤ 300 Ms, Duty Cycle ≤ 2.0%.

#### TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 3. On–Resistance Variation with Temperature




Figure 5. Transfer Characteristics




Figure 2. On–Resistance Variation with Drain Current and Gate Voltage




Figure 4. On–Resistance Variation with Gate–to–Source Voltage




Figure 6. Diode Forward Voltage Variation with Source Current and Temperature

#### TYPICAL ELECTRICAL CHARACTERISTICS (continued)





Figure 7. Gate Charge Characteristics



**Figure 8. Capacitance Characteristics** 




Figure 9. Maximum Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Transient Thermal Response Curve

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

#### PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package	Reel Size Tape Width		Shipping <sup>†</sup>	
FDN352AP	52AP	SOT-23/SUPERSOT-23, 3 LEAD, 1.4x2.9 (Pb-Free, Halide Free)	7"	8 mm	3000 / Tape & Reel	

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SUPERSOT is trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.





#### SOT-23/SUPERSOT™-23, 3 LEAD, 1.4x2.9 CASE 527AG **ISSUE A**

**DATE 09 DEC 2019** 





NOTES: UNLESS OTHERWISE SPECIFIED


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
  2. ALL DIMENSIONS ARE IN MILLIMETERS.

3.	DIMENSIONS ARE EXCLUSIVE OF BURRS,
	MOLD FLASH AND TIE BAR EXTRUSIONS.

DIM	MIN.	NOM.	MAX.		
Α	0.85	0.95	1.12		
A1	0.00	0.05	0.10		
b	0.370	0.435	0.508		
С	0.085	0.150	0.180		
D	2.80	2.92	3.04		
Е	2.31	2.51	2.71		
E1	1.20	1.40	1.52		
е	0.95 BSC				
e1	1.90 BSC				
L	0.33	0.38	0.43		







#### LAND PATTERN RECOMMENDATION\*

\*FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

#### **GENERIC MARKING DIAGRAM\***

XXXM=

XXX = Specific Device Code = Month Code

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON34319E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-23/SUPERSOT-23, 3 LEAD, 1.4X2.9		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent\_Marking.pdf">www.onsemi.com/site/pdf/Patent\_Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales



## 单击下面可查看定价,库存,交付和生命周期等信息

>>ON Semiconductor(安森美)