

M8005

FEATURES

- Wide Input Voltage Range: 6V to 80V
	- Negative Output: $VIN \ge 6V$; $VIN + [VOUT]$ $< 80V$
- Up to 100V Input Rating Voltage
- \bullet Output Voltage
	- Default 5V Output Voltage
	- **Positive Output: Range from 0.8V to 32V**
	- Negative Output: Range from $-0.8V$ to $-32V$
- Output Current
	- **Positive Output: 5A Continuous**
	- Negative Output: $5 \times \frac{VIN}{VIN + IVOUTN}$ A cor
- Stable with low ESR Ceramic Capacitors
- Selectable light load mode
	- Diode Emulation Mode (DEM)
	- Forced Continuous Conduction Mode (FCCM)
- \bullet Ultra-short 40ns t_{on(min)} for low duty ratio
- \bullet Short 190ns t_{off(min)} for high duty ratio (UVP),
- SYNCI and SYNCO Functions
- Pre-Biased Start-Up
- Power Good Indicator
- Junction Temperature Range: −40℃ to 125℃
- Adjustable soft-start time
	- Default 3.8ms soft-start time
	- **Compatible** with external soft start regulation
- Cycle-by-cycle Output Current Limit
- Hiccup Mode for SCP and OCP
- Thermal Shutdown Protection
- **Over Output Voltage Protection**
- LGA-63 (9mm×12mm×4.4mm) Package
- Pb-Free RoHS Compliant

DESCRIPTION

The M8005 is a 5A step-down switching mode Power SoC (System on Chip) with integrated controller, power MosFETs, inductor, input decoupling capacitor and other passives. The input voltage ranges from 6V to 80V with wide output voltage range of 0.8V to 32V. The output voltage is $5V$ as default and can be programmed by adjusting a bottom feedback resistor accordingly. The M8005 has a soft-start time of 3.8ms which can be lengthened by adding external capacitors.

 $\frac{\text{VIN}}{\text{VIN} + |\text{VOUT}|}$ control mode for good loop stability. Either Diode The M8005 provides high efficiency with voltage Emulation Mode (DEM) or Forced Continuous Conduction Mode (FCCM) can be selected upon to application design for maintaining excellent load regulation and line regulation.

> The M8005 can indicate faults with complete protection features, including under-voltage protection $overvoltage$ protection (OVP) over-temperature protection (OTP). Particularly, over-load and short circuit are protected by hiccup mode.

APPLICATIONS

- **•** Telecom Systems
- Quick Charger
- PoE Power Supply
- \bullet Industrial Systems

TYPICALAPPLICATION&EFFICIENCY

(VIN=48V, FCCM)

M8005 100V Input Rating, 5A Step Down DC-DC Power SoC with Integrated Inductor

ORDERING INFORMATION

NOTES:

- 1) Not recommended
- 2) Y: Year, WW: Week, LLL: Lot Number.

PACKAGE REFERENCE

PACKAGE REFERENCE (continued)

Table1: Pins A1–F7

Table2: Pins G1–I7

PIN FUNCTIONS

NOTES: All the NC pins should not connect to each other.

ABSOLUTE MAXIMUM RATINGS

ESD Ratings

RECOMMENDED OPERATING CONDITIONS

ELECTRICAL CHARACTERISTICS

 V_{IN} =48V, V_{OUT} =5V, T_A =25°C, unless otherwise noted.

100V Input Rating, 5A Step Down DC-DC Power SoC with Integrated Inductor

TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} =48V, T_A=25°C, FCCM, F_{SW}=500kHz, V_{OUT}=5V, unless otherwise noted.

 $\mathbf{1}$

 θ

25

VOUT=9V

 $VOUT=12V$ $VOUT=28V$

45

55

65

75

Temperature/°C

85

95

35

105

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} =48V, T_A=25°C, FCCM, F_{SW}=500kHz, V_{OUT}=5V, unless otherwise noted.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} =48V, T_A=25°C, FCCM, F_{SW}=500kHz, V_{OUT}=5V, unless otherwise noted.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} =48V, T_A=25°C, FCCM, F_{SW}= 500kHz, V_{OUT} =5V, unless otherwise noted.

Load Transient

I_{OUT}=0A to 2.5A, 2.5A/ μ s

Load Transient

Load Transient

Load Regulation

TYPICAL PERFORMANCE CHARACTERISTICS (NEGATIVE OUTPUT)

V_{IN}=48V, T_A=25°C, FCCM, F_{SW}=500kHz, V_{OUT}=−5V, unless otherwise noted.

Line Regulation

Efficiency

V_{IN}=48V, V_{OUT}=-3.3V/-5V/-9V/-12V, $I_{OUT}=0~4A$ 0.300% $0.200%$ $\begin{array}{l} \underline{\text{5}} \text{0.100\%} \\ \underline{\text{4}} \text{0.000\%} \\ \text{25} \text{0.000\%} \\ \underline{\text{4}} \text{0.100\%} \\ \underline{\text{5}} \text{0.200\%} \end{array}$ $VOUT=.3.3V$ $VOUT = -5V$ $-0.300%$ $-VOUT=9V$ $-VOUT=.12V$ $-0.400%$ 2.0 0.0 1.0 3.0 4.0 **IOUT/A**

Efficiency

Temperature

 V_{IN} =48V, V_{OUT} =-5V, I_{OUT} =4A

TYPICAL PERFORMANCE CHARACTERISTICS (NEGATIVE OUTPUT)

V_{IN}=48V, T_A=25°C, FCCM, F_{SW}=500kHz, V_{OUT}=−5V, unless otherwise noted.

EN Shutdown

TYPICAL PERFORMANCE CHARACTERISTICS (NEGATIVE OUTPUT)

V_{IN}=48V, T_A=25°C, FCCM, F_{SW}=500kHz, V_{OUT}=−5V, unless otherwise noted.

EN Shutdown

$I_{OUT}=0A$ $\mathop{\rm EN}\nolimits$ $20V/\text{div}$ **VOUT** 5V/div **IOUT** $2A/div$ 400ms/div

$I_{OUT}=4A$ EN $20 \mathrm{V}/\mathrm{div}$ **VOUT** 5V/div **IOUT** $2A/div$ 400ms/div

SCP Entry

SCP Recovery

SCP Recovery

TYPICAL PERFORMANCE CHARACTERISTICS (NEGATIVE OUTPUT)

 V_{IN} =48V, T_A=25°C, FCCM, F_{SW}= 500kHz, V_{OUT} =−5V, unless otherwise noted.

$I_{OUT}=4A$ **VOUT** $20mV$ /div IOUT. $2A/div$

 $2us/div$

Load Transient

I_{OUT}=0A to 2A, 2.5A/μs

 $I_{OUT}=2A$ to 4A, 2.5A/μs

Load Transient

IOUT

 $2A/div$

OPERATION

The M8005 is a 5A synchronous step-down switching mode Power SoC with integrated High-Side and Low-Side power MosFETs, inductor and passives in LGA-63 package. Particularly, the integrated input decoupling capacitor of M8005 effectively minimizes the parasitic inductance of input circuit and reduces the voltage spike on switching pin, thereby, simplifying the PCB layout.

M8005 employs the voltage mode control architecture to achieve accurate voltage output. M8005 provides excellent load regulation at both DEM and FCCM dependent upon selection. For optimal efficiency and performance in general application, the switching frequency of M8005 is fixed at 500kHz.
M8005 integrates full protection features including

OCP, OVP, UVP and OTP, meanwhile, all these faults can be indicated by PGOOD. The protection functions are detailed below.

OVER CURRENT PROTECTION (OCP)

M8005 implements a cycle-by-cycle Low-Side valley

current limit protection to prevent inductor from saturation. When the Low-Side switch reaches the current limit, M8005 will enter hiccup mode.

If M8005 detects an over-current condition for 512 consecutive cycles, or if V_{FB} drops below the UVP threshold, the device enters hiccup mode. In hiccup mode, the M8005 latches off the High-Side MOSFET immediately and latches off the Low-Side MOSFET after zero-current cross detection (ZCD). For every 8192-cycles period, M8005 automatically attempts to soft start. If the over-current state diminishes, the M8005 restores normal operation, otherwise, the hiccup mode remains.

OVER TEMPERATURE PROTECTION (**OTP**)

M8005 will stop switching when the junction temperature exceeds 175 ℃. The device will power up again as the junction temperature drops below 155℃.

APPLICATION INFORMATION (POSITIVE OUTPUT)

Output Voltage

The output voltage of M8005 can be set by an external feedback resistor divider as Figure 1. The output voltage can be set according to the following equation:

Figure 1: Typical FB Connection of M8005

Table 3 lists the recommended FB resistor values for common output voltages.

Table 3: FB Resistor Values for Common Output

Voltages

Input Capacitor Selection

The input current of the step-down converter is discontinuous with sharp edges; therefore, putting filter capacitors is necessary. For better performance, low ESR ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their lowest temperature variations. The RMS current of the input capacitors is calculated according to:

 $I_{\text{CIN RMS}} = I_{\text{OUT}} \cdot \sqrt{D(1 - D)}$

in which D is the Duty Cycle and I_{OUT} is the output load current, when the current is continuous, $D=V_{\text{OUT}}/V_{\text{IN}}$. Mathematically, when D is 0.5, the largest RMS current is:

$$
I_{\text{CIN_RMS}} = \frac{I_{\text{OUT}}}{2}
$$

So, it is recommended to choose capacitors with their RMS current rating higher than $1/2$ I_{OUT.}

Therefore, the maximal power dissipation on the input capacitors can be estimated with the RMS current and the ESR.

A small size 0.1µF ceramic capacitor has been internally placed close to VIN and GND in M8005 already. The input voltage ripple caused by the VIN capacitors can be calculated as:

$$
\Delta V_{\text{CIN}} = \frac{I_{\text{OUT}}}{F_{\text{SW}} \cdot C_{\text{IN}}} \cdot \frac{V_{\text{OUT}}}{V_{\text{IN}}} \cdot (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})
$$

in which, F_{SW} is switching frequency of $500kHz$ and C_{IN} is the sum of the input capacitance.

Output Capacitor Selection

Output capacitors are required to keep output voltage stable. To minimize the output voltage ripple, low ESR ceramic capacitors should be used. The output voltage ripple can be estimate as:

$$
\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \cdot F_{\text{SW}}^2 \cdot C_{\text{OUT}} \cdot L} \cdot (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})
$$

10.5 2 capacitors. In which, L is the inductance fixed at 5.6µH internally and COUT is the total capacitance of the output

> If electrolytic or tantalum capacitors are used, the ESR will dominate the output voltage ripple as:

$$
\Delta V_{\text{OUT}} = R_{\text{ESR}} \cdot \frac{V_{\text{OUT}}}{F_{\text{SW}} \cdot L} \cdot (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})
$$

Where R_{ESR} is the ESR of the used electrolytic or tantalum capacitors.

Enable Control

The operation of M8005 can be tuned by pulling the EN pin:

(1) V_{EN} < 0.8V, shutdown mode, VIN-to-VCC LDO shutdowns;

 (2) 0.8V \leq V_{EN} $<$ 1.2V, standby mode, VIN-to-VCC LDO is regulated to 7.5V;

(3) $V_{EN} > 1.2V$, operating mode, the chip starts to operate properly;

M8005 100V Input Rating, 5A Step Down DC-DC Power SoC with Integrated Inductor

This tri-state control significantly reduces quiescent loss. EN pin can also be used to program the UVLO, a resistor divider can be used according to:

$$
V_{IN_UVLO} = V_{EN_R} \cdot \frac{R_{EN_UP} + R_{EN_DOWN}}{R_{EN_DOWN}} \qquad \qquad \text{as:}
$$

where V_{EN-R} is 1.2V.

Mode Selection

M8005 is preferred to work on FCCM by connecting SYNCI to VCC for better VOUT ripple and load transient. M8005 can also work on DEM if SYNCI is floating or tied to GND.

Clock Synchronization (SYNCI)

There are three functions of SYNCI. When SYNCI is floating or tied to GND, M8005 operates in DEM. When SYNCI is connected to an external clock $\begin{bmatrix} 1 \end{bmatrix}$ synchronization signal, the switching frequency is determined by this external clock signal and FCCM is activated instead. The switching frequency close to 500k is strongly recommended for best performance. When SYNCI is connected to a voltage rail between 7.5V to 14V or VCC, M8005 works in FCCM at 3. default 500kHz.

Power Good Indicator

M8005 provides a PGOOD flag pin to indicate whether the output voltage is within the regulation tolerance. This PGOOD open-drain output requires a pull-up resistor to VCC or a stable DC source. The typical range of pull-up resistance is about 10kΩ to 100kΩ. If necessary, a resistor divider to a high voltage (>14V) rail is also applicable. When the FB voltage exceeds 95% of the reference, the internal switch will be turned off and PGOOD will be pulled high by the pull-up resistor. If the FB voltage falling below 92% of the reference or rising above 108% of the reference, that switch will be turned on and PGOOD is pulled low, indicating the output voltage out of regulation. Besides fault protection and output monitoring, the PGOOD can be applied in setting start-up sequencing of downstream converters, MCU and other devices.

Soft Start Time

The M8005 enters into soft-start immediately after EN exceeds its rising threshold of 1.2V. The default soft-start time is 3.8ms. The time can be increased by adding an external capacitor C_{SS} between SS and GND. The required C_{SS} for a targeted T_{SS} can be calculated as:

$$
C_{SS}(nF) = \frac{T_{SS}(ms) \cdot 10(\mu A)}{0.8(V)} - 47(nF)
$$

If an external voltage source is connected to the SS pin, the aforementioned internal soft-start capability of the M8005 is disabled. The regulated output voltage rising follows the rising function of external SS when the REF/SS pin is below 0.8V.

PCB Layout Guide

To optimize the electrical and thermal performance, some PCB layout guidelines should be considered as below:

- Use wide trace for the high current paths and keep it as short as possible. It helps to minimize the PCB conduction loss and thermal stress.
- Place the input decoupling capacitor close to VIN and GND.
- Connect all feedback networks to FB shortly and directly and keep it as close to the Power IC as possible.
- 4. The GND should be connected to a strong ground plane for better heat dissipation and noise protection.

Figure 2 gives a good example of the recommended layout.

(c) Inner Layer 1 (d) Inner Layer 2 Figure 2.Recommended Positive Output Layout

APPLICATION INFORMATION (NEGATIVE OUTPUT)

Capacitor Selection for Negative Output Buck-Boost Converter

To realize stable negative output, extra capacitors between V_{IN} and V_{OUT} are recommended, which can be treat as the C_{10} in general negative output buck-boost converters. Typically, this C_{IO} consists of one or two ceramic capacitors.

Similar to positive output usage, input capacitors are required to connect V_{IN} and GND. However, to accordingly calculate the input voltage ripple ΔV_{CN} , the following equation must be used instead,

$$
\Delta V_{\text{CIN}} = \frac{I_{\text{OUT}}}{F_{\text{SW}} \cdot C_{\text{IN}}} \cdot \frac{V_{\text{OUT}}}{V_{\text{IN}} + |V_{\text{OUT}}|} \cdot (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}} + |V_{\text{OUT}}|}),
$$
 The circuit

Regarding output capacitors, they are required to supply current when Low-Side switch off in negative output application. Thereby, a minimum capacitance is requisite to fulfill this job, which can be determined by the following equation,

$$
C_{\text{OUT}} = \frac{I_{\text{OUTMAX}}}{F_{\text{SW}} \Delta V_{\text{OUT}}} \cdot \frac{|V_{\text{OUT}}|}{V_{\text{INMIN}} + |V_{\text{OUT}}|},
$$

 \mathbf{r}

where V_{INMIN} and I_{OUTMAX} are the minimum input External power supply voltage and maximum output current of a desired scenario, respectively, as well as the pre-defined absolute value of output voltage $|V_{\text{OUT}}|$ and output voltage ripple threshold.

Once the output capacitance is determined, the actual output voltage ripple in a particular condition can be estimated by

$$
\Delta V_{\text{OUT}} = \frac{I_{\text{OUT}}}{F_{\text{SW}}C_{\text{OUT}}} \cdot \frac{|V_{\text{OUT}}|}{V_{\text{IN}} + |V_{\text{OUT}}|}.
$$
 Figure 4.

In addition, the output capacitors should be placed between V_{OUT} and GND directly.

Enable Control for Negative Output

 $V_{\text{IN}} + V_{\text{OUT}}$ $V_{\text{IN}} + V_{\text{OUT}}$ $V_{\text{IN}} + V_{\text{OUT}}$ $V_{\text{IN}} + V_{\text{OUT}}$ V_{IV} Figure 3. Enable Control Circuit for Negative Output The circuit in Figure 3 is used to convert the external negative output application. A negative EN signal is necessary to shut down the chip in negative output application, while a positive low signal is always applied in practice. Thus, this circuit ensures that pulling external enable signal generally low can shut the chip down.

Power Good Indicator for Negative Output

Figure 4. Power Good Indication circuit for Negative Output

The circuit in Figure 4 replaces the original PG pin with PG1 for correct Power Good indication. The PG is in fact floating at well-undefined value when the negative VOUT application works appropriately. To resolve this situation, the circuit above ensures PG1 still outputs in accordance with the External power supply but maintains low if the chip works abnormal.

Be sure to check the Absolute Maximum Rating of PG.

PCB Layout Guide

Those PCB layout guidelines elaborated in the previous positive output session can be applied in negative output scenario. Figure 5 demonstrates a good example for negative output layout.

Figure 5.Recommended Negative Output Layout

TYPICALAPPLICATION

Positive Output

Figure 6.Typical Application Circuits of M8005 for positive output **Table 4: M8005 Reference Design for Typical Output**

NOTES:

The output voltage can be programmed by the top feedback resistor R_1 and bottom feedback resistor R_2 from 0.8V to 32V.

TYPICALAPPLICATION (continued)

Negative Output

Figure 7.Typical Application Circuits of M8005 for Negative Output **Table 5: M8005 Reference Design for Negative Output**

NOTES:

Please refer to the part of APPLICATION INFORMATION (NEGATIVE OUTPUT) for the design of EN control circuit and PG level shift circuit.

PACKAGE INFORMATION

LGA-63 (9mm×12mm×4.4mm) Package

NOTES:

All dimensions are in MM.

单击下面可查看定价,库存,交付和生命周期等信息

[>>iModule\(沃芯\)](https://www.oneyac.com/brand/6758.html)